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FOREWORD
Scientific and engineering organizations within the National Aeronautics and Space Administration, the
Department of Defense, and throughout the aerospace industry are greatly concerned about the impact of
system failures related to parts, materials, and processes. Establishment of the NASA ALERT reporting program
in 1964, expanded in 1968 to include participants of the Government-Industry Data Exchange Program
(GIDEP), provided the means for sharing and benefiting from each other's experience with these types of
failures. Extensive data accumulated from ALERT reports have proved a valuable method of communicating
problems and providing assistance in avoiding or minimizing recurrences.
In order that this accumulated experience be made readily available, this publication, Parts, Materials, and
Processes Experience Summary, condenses and catalogs ALERT and other information on basic design,
reliability, quality and application, problems. Designers, engineers, failure analysts and other reliability and
quality personnel will find the answers to many application and problem-avoidance questions.
This publication was developed under contract NAS2-6060 by the Lockheed Missiles & Space Company, Inc.,
Sunnyvale, Calif., under the leadership of W.L. Finch, W. Geller, and S. Ognibene. The contract was
administered under the technical direction of NASA's Ames Research Center, Moffett Field, Calif., with G.E.
DeYoung as technical monitor. This effort and the significant assistance provided by the members of the NASA
Parts Steering Committee are gratefully acknowledged.
This issue of the Summary is a revision of CR-114391, Feb. 24, 1972. It includes, new, expanded, and revised
material reflecting additional NASA experience and responses to the questionnaire sent to Government and
industry personnel.
It is expected that this summary will be revised periodically to disseminate new and expanded information on
existing topics and possibly new topics. Any suggestions or recommendations that will enhance its usefulness
will be most welcome and should be referred to the Office of Safety and Reliability and Quality Assurance,
NASA Headquarters, Washington, D.C. 20546.
GEORGE C. WHITE
Director, Safety and Reliability
and Quality Assurance
INTRODUCTION
OBJECTIVE
The objective of this Parts, Materials, and Processes Experience Summary is to provide the general engineering
community with the accumulated experience from ALERT reports issued by NASA and the Government-
Industry Data Exchange Program (GIDEP), and related experience gained by Government and industry. It
provides expanded information on selected topics by relating the problem area (failure) to the cause, the
investigation and findings, the suggestions for avoidance (inspections, screening tests, proper part applications,
requirements for manufacturer's plant facilities, etc.), and failure analysis procedures.
ALERT PROGRAM
The ALERT program is a system for communicating common problems with parts, materials, and processes.
The ALERT program has as its basic objective the avoidance, or at least the minimization, of the recurrence of
parts, materials, and processes problems, thus improving the reliability of equipment produced for and used by
the Government. An ALERT report is prepared when an item is believed to be in common usage and the
problem may affect other users; copies are distributed to all participants in the ALERT program.
Information on the ALERT program may be obtained from the Office of Safety and Reliability and Quality
Assurance, NASA Headquarters, Washington, D.C. 20546 (phone 202-755-2284); or from the GIDEP
Administration Office, Fleet Missile Systems Analysis and Evaluation Annex, Code 862, Naval Weapons Station,
Seal Beach, Corona, Calif. 91720 (phone 714-736-4677; Autovon: 933-4677).
ORGANIZATION OF SUMMARY
This two-volume publication is divided into 18 sections, one of which is a miscellaneous category. The other
sections represent 17 major topics derived from the GIDEP major classification code. The GIDEP code number
is shown on each section divider to assist in obtaining related data from test and qualification reports on parts
and materials, scientific reports, technical information, manufacturing techniques, and specifications contained
in the GIDEP file. Each section presents fundamental concepts followed by problems that have been
experienced and suggestions for their avoidance; guidelines for producing good parts and materials; and
procedures for determining why a failure occurred. Introductory remarks and a table of contents precede each
section.
The 17 major topics (attaching methods, capacitors, transistors, etc.) were selected because they represent 82
percent of the ALERT reports issued by NASA and GIDEP through Aug. 31, 1972. The remaining reports are
included through the medium of ALERT summaries in the miscellaneous section of Volume I.
ALERT ITEM NO.
Where appropriate within a section, each ALERT report has been assigned an "ALERT ITEM NO." in order to
provide a cross reference between an ALERT referenced in the Problem/Screening Summary subsection and the
same ALERT shown in the ALERT Summaries subsection.
CODE FOR PROBLEM AREAS AND CAUSES
Some sections employ a coding system to identify the major problem areas and their causes. The code is entered
in the Problem/Screening Summary subsections, on the assembly flow diagrams, and on the failure analysis flow
diagrams. A separate foldout (Problem Codes and Definitions) defines the code used in a particular section of
the publication. All foldouts are located in the appendix. The coding system ties together the problem
area/cause, the preventive action, the critical process during assembly, and the failure analysis step. For instance
within Section 3 (Capacitors), ALERT Item No. 7 in the Problem/Screening Summary subsection indicates a
"Short" as the problem area, with the cause being "Breakdown of dielectric." Also shown are the suggested
screens that should detect the problem area/cause. The foldout for Section 3 (Capacitors) establishes the
problem code of the area/cause as "IID." This code in the Ceramic Capacitor-Typical Assembly Flow with
Related Problem Codes diagram (fig. 3-2) indicates that "thin spots and contamination" during the "slip cast
dry and roll green stock" operation can eventually cause a short because of dielectric breakdown. In a similar
manner, the Ceramic Capacitor—Failure Analysis Flow with Related Problem Codes diagram (fig. 3-3) shows
that the problem area/cause can be detected at the "radiographic inspection," or at the "depotting and
examination" of the "dissection and examination" stages of the failure analysis procedure. The two diagrams
can also be used in other ways. Possible problem areas/causes are depicted for any stage in the assembly
operation, thus facilitating the creation of a process control check-off list. If the problem area is known,
possible causes are shown for any stage in the failure analysis procedure.
REFERENCES
The title and responsible agency for a military standard or specification, or for a NASA special publication or
handbook, are given in the list of references located at the.back of the publication.
KEYWORD INDEX
Keyword indexing is provided in order to facilitate easy search and reference; e.g., an ALERT report for a
particular relay may contain the words: "relay," "contamination," and "solder." Looking up those words in the
index will lead to that particular relay problem; the words "contamination" or "solder" will also lead to other
ALERT reports on other types of parts.
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INTRODUCTION
OBJECTIVE
The objective of this section is to identify the major problem areas associated with the use of semiconductor diodes and
to suggest approaches (developed from experience) for dealing with those problems.
SECTION ORGANIZATION
The diode section is presented with the following organization:
General
1. Basic failure problems associated with diodes are identified based upon ALERT and industry experience.
2. Where applicable, a screening technique is suggested for detecting finished parts having a potential'for failure.
Subtopics - Treatment of Specific Types
1. Diode type background.
2. A portion is devoted to describing the construction and manufacture of diodes as an aid in the selection of parts
and manufacturers. Particular emphasis is placed on those design and manufacturing anomalies associated with
identified diode failure mechanisms.
3. Basic failure analysis techniques are provided as an aid in developing a competent failure analysis plan where
corrective action at the part level is required. The material is so arranged that a specific problem can identify
those steps in the failure analysis process most likely to reveal that problem.
Diode Types. Diodes have been divided into subtopics according to their function. Rectifier and switching, zener, and
RF diodes have been discussed in depth. Other subtopics dealing with silicon controlled rectifiers, varactor diodes, etc.,
include only summaries of ALERT reports.
DIODE FUNDAMENTALS
What a Diode Should Do. The diode is a two-terminal electrical device offering low resistance fo current flow in one
direction and high resistance to current flow in the other direction. In its simplest form a diode consists of two layers
of semiconducting material with impurities purposely introduced such that one layer (the N-type) has an excess of
electrons, and the other layer (the P-type) has a deficiency of free electrons. (A deficiency of free electrons may be
thought of as an excess of free positive charge.) If a potential is applied across the junction between the layer such
that resultant electric field passes from the P-type to the N-type layer, the free charges are urged toward the junction
where they neutralize each other and a current flows. If the field is reversed, the charges are urged away from the
junction and no current flows. Modern junction diodes take the form essentially as described. Older types (point
contact, copper-cuprous oxide, selenium-iron, selenium-aluminum) are more complicated in form, although often simpler
to build, operate on essentially the principle described above. The operating characteristics of germanium and silicon
diodes are determined by: doping, diffusion temperature, diffusion time, die size, packaging, etc.
Practical Considerations. As in all devices, the design of a diode to perform a given function requires a -series of
compromises. An improvement in one design parameter (e.g., forward conduction) is accompanied by the deterioration
of another design parameter (e.g., reverse breakdown). In considering design compromises, one is faced with the parasitic
effects of: capacitance, reverse leakage current, forward voltage drop, and temperature. It is only by recognizing and
controlling all factors that reliable diodes can be developed and manufactured. Most diode characteristics (be they design
or parasitic) are established by the type of diode being built, the intended application, and the resultant package.
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FAILURE MODES
Failure Categories. Part level failure problems associated with diodes may be lumped under four basic categories:
catastrophic opens, catastrophic shorts, electrical parameter deviation, and external mechanical anomalies. It must be
recognized that catastrophic opens and shorts are worst-case conditions of certain electrical parameter deviations.
False Failed-Equipment Indicators. At the equipment level, high forward voltage drop can appear to be an open, and
high reverse leakage current may appear to be a short. A failure mechanism producing an apparent open or short (e.g.,
a parameter deviation), in its extreme condition, becomes an open or a short. Only failure analysis on the piece part
level can distinguish between these conditions and result in corrective action.
ELIMINATING DEFECTIVES
Problem Solving Approach. The approach taken in this section will be to identify the user-encountered problem areas
associated with a particular type of diode, then provide suggestions'for eliminating those diodes prone to exhibiting those
problems at the finished diode level, the design level, and at the manufacturing level.
Finished Diode Level. Realizing that most consumers use finished diodes that are on hand, information is provided on
screening of the devices, that is, sorting the bad diodes from the good ones. Suggestions are made as to environmental
and electrical testing which will identify defective units while having no deleterious effects on good units. This technique
is used not only for sorting but for providing assurance that the manufacturer has controlled his processes.
Design Level. While screening has. proven capable of providing good diodes, it does not provide a solution to .the
problem of design compromises and/or design deficiencies. Certain design compromises cannot be avoided; however,
reliable equipment can be built if allowance is made in the equipment design to minimize the effect of these compromises.
Design deficiencies, wherever encountered, must be identified and eliminated.
Manufacturing Level. The most carefully conceived design and the best of parts can amount to nought if manufactured
in an environment lacking necessary controls over materials, processes, and workmanship. As no screening is 100 percent
effective in removing defective parts, it is more desirable to correct manufacturing anomalies through the use of adequate
controls and inspection points.
FAILURE ANALYSIS
Objective. The primary objective of failure analysis is to identify failure mechanisms at a level such that corrective
action can occur. Knowing that a diode is open is of no consequence in that corrective action is not possible. Knowing
that a diode is open because of a defective bond allows for correction of future bonding operations and the elimination
of that problem cause.
Failed Part Rarity. A part in a failed condition must be considered a "once-in-a-million" occurrence, a phenomenon
which may never again occur. It is only by using this premise that successful failure analysis can be performed.
Failure Verification. After recording all identifying external markings, visually inspecting, photographing identification and
damage, and radiographically inspecting, the first requirement is to verify the failure. Too often the wrong part is
removed from the circuit or an equipment test error, rather than a part failure, results in a good part being delivered for
failure analysis. Many times the actual part failure is different from that specified, as such, a note of this fact must be
made.
Analysis Direction. The process of analyzing a failure, performing those steps necessary to identify a specific .correctable
failure mechanism, requires the coordination of one having a knowledge of failure mechanisms, diode design, and diode
-manufacturing techniques; and the ability to form a practical plan of action.
When to Analyze. In many cases diode failures occur for which device corrective action is not required, however, in
almost all cases some form of corrective action is necessary. Corrective action can be required of circuit designers,
assembly manufacturers, test organizations, etc., as well as on parts. As such, it is suggested that very strong cause
must exist before failure analysis is abbreviated or foresaken.
Reliability/Life. It is anticipated that as a result of screening, analysis of design and manufacturing, and effective failure
analysis (all at the part level), that significant improvement in reliability and life will be realized.
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PROBLEM/SCREENING SUMMARY
Scope^ The problem summation presents the cause and effect of failures and suggests action to be taken to identify and
screen out devices with latent or incipient defects. This summary is an accumulation of information and experience
obtained from working .with diode failures and in avoiding those failures.
This summary is intended to identify diode problem areas and problem causes. Having identified the problems, suggestions
are made for the elimination of problem parts on'hand through the use of recommended screening tests derived from
industry experience. Problem areas have been grouped under the basic categories of open, short, parameter deviation,
and mechanical anomaly. .
ALERT Item No. Where directly applicable, the "ALERT Item No." of the ALERT report describing a specific cause
for a failure is listed against that cause. Thereby, a cross reference is provided between a specific failure cause found
in the "ALERT Summaries" and the broader failure experience/avoidance knowledge shown in this presentation.
Misapplication. Experience has shown that the major cause of diode failure has been misapplication. However, the
most frequent failure mode attributable to the parts themselves is open.
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PROBLEM AREA/CAUSE AND SUGGESTED ACTION
RECTIFIER AND SWITCHING DIODES
PROBLEM AREA/
; Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. ,; Tests") :.'.,,. ;' ,,; , .
OPEN
Inadequate bonds
Chip lifted
High Temperature Storage, Thermal Shock,
Acceleration, Burn-In, and Electrical Testing
SHORT ...v-'T- >
Lack of hermetic seal ..
Hermetic Seal, Electrical Testing, and Visual
Examination - Internal (cavity types only)
SHORT
Conductive, contamination
Acceleration, Electrical Testing, X-ray, and
.Visual..Examination,- Internal (cavity types
only)
ELECTRICAL PARAMETER DEVIATION
Contamination
High Temperature Reverse Bias Test, Hermetic
Seal, Electrical .Testing, and Visual
Examination - Internal (cavity types only)
MECHANICAL ANOMALY
Hydrofluoric etchant .
 ;...
.Visual Examination: - External
10
MECHANICAL ANOMALY
Defective weld 11
High Temperature Storage, Thermal Shock,
Acceleration^ Burn-In,, and Electrical Testing,
ZENER DIODES
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. Tests")
OPEN
Inadequate bond
High Temperature Storage, Thermal Shock,
12, 13 Acceleration, Burn-In, Electrical Testing, and
Visual Examination - Internal (cavity type
only)
SHORT
Conductive contamination - Internal (cavity
only)
type
Acceleration, Electrical Testing, X-ray, and
14, 15 Visual Examination - Internal (cavity type
only)
ELECTRICAL PARAMETER DEVIATION
Incorrect guard band limits 16
Electrical Testing
ELECTRICAL PARAMETER DEVIATION
Contamination
High Temperature Storage, High Temperature
17 Reverse Bias Test, Burn-in, and Electrical
Tests
MECHANICAL ANOMALY
Improperly formed weld 18
Visual Examination - External
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ZENER DIODES
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. Tests")
MECHANICAL ANOMALY
Oxidation of Dumet copper
Acceleration, Electrical Testing, X-ray, and
19 Visual Examination (cavity type only)
MECHANICAL ANOMALY
Shrinkage of die bond material
Thermal Shock, Acceleration, Burn-In,
20 Electrical Testing, X-ray, and Visual
Examination (cavity type only)
MISCELLANEOUS DIODES
TYPE
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION -
ITEM SCREEN (see "Screening
NO. Inspections and Tests")
OPTOELECTRON-
ICS
MECHANICAL ANOMALY
Freon TMC 21
Visual Examination - External
SCR OPEN
Inadequate bond
High Temperature Storage, Thermal
22 Shock, Acceleration, Burn-In, and
Electrical Testing
SCR ELECTRICAL PARAMETER
DEVIATION
Contamination 2.1
High Temperature Storage, High
Temperature Reverse Bias Test, Burn-In,
and Electrical Testing
SCR MECHANICAL ANOMALY
Poor lead plating
Visual Examination - External
24
Oversiressing of parts should be
avoided. If required in application,
screening should incorporate that
requirement
VARACTOR OPEN
Mechanically oyerstressed
VARACTOR SHORT
Contamination
High Temperature Storage, Thermal
26 Shock, Acceleration, Burn-In, Electrical
Testing, X-ray, and Visual Examinations
- Internal (cavity type only)
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SCREENING INSPECTIONS AND TESTS
Screening inspections and tests for rectifier, switching, and zener diodes are very similar. Differences (electrical parameter
measurements) are shown in the descriptions of the individual tests.
Basic Screening. The screening inspections and tests suggested for diodes included in the "Problem/Screening Summary"
are as follows:
1. Visual Examination • Internal (cavity types only)
2. High Temperature Storage
3. Temperature Cycling
4. Acceleration
5. Seal Test (for cavity types only)
6. Electrical Measurements (Pre-Burn-In)
7. Burn-In; sometimes called "Operation Stabilization"
8. Electrical Measurements (with "Delta" criteria)
9. Radiographic Inspection (cavity devices only)
10. Visual Examination - External
Objective. The purpose of the screening is to allow detection of parts that: (I) have been improperly processed by the
manufacturer, (2) contain flaws or weak spots (including voids and contamination), (3) have poor solder or weld
connections, or (4) have any other anomalies that could result in a failure under normal operating conditions.
Additional Screening. In cases where specific characteristics are critical in the function of the using equipment, those
parameters should be added to the screening requirements.
Envelope Removal/Dissection. The basic approach taken here is to subject each of the devices to a test procedure in
order to make a one-by-one acceptance determination. The disadvantage' of this approach is the underlying assumption
that the internal construction materials, processes, etc. from part-to-part are homogeneous so that the devices can be
treated as a uniform lot. If the devices are not produced under similar design criteria and manufacturing controls which
permit a heterogeneous lot to exist, a single screening procedure may not be the optimum for all units. For this reason,
it is frequently desirable to examine the internal design and construction. This is accomplished, first, by a nondestructive
radiographic inspection; and second, by performing a destructive envelope removal or dissection on a limited sample of
devices. This procedure is more meaningful if a design/construction baseline has been established as a comparison
criterion.
1. VISUAL EXAMINATION - (INTERNAL)
This test should provide for inspection of transparent, cavity type diodes for internal construction anomalies and
extraneous matter. Inspection should be made after sealing and prior to painting.
2. HIGH TEMPERATURE STORAGE - MIL-STD-750, METHOD 1031 (ref 4)
This test is normally performed at the absolute maximum high temperature rating of the device under test. The
intent is the stabilization of electrical characteristics. The test has been used to detect problems with contamination,
die bonds, lead bonds, metallization, oxide, and bulk wafer properties.
Diode instability during high temperature storage testing would be revealed by high delta shifts in electrical
characteristics - IR and/or VF for rectifier and switching; IR for zener diodes.
16-8
3. TEMPERATURE CYCLING - MIL-STD-750, METHOD 1051 (10 CYCLES) (ref 4)
In this test, diodes are cycled from their highest rated storage temperature to their lowest rated storage temperature.
Devices are stabilized for a minimum of fifteen minutes at each temperature extreme and transfer time, from one
extreme to another, is minimized. Diodes should be cycled for a' minimum of 10 cycles and would not normally
be cycled for more than 20 cycles.
The intent of this test is to check the mechanical integrity of the package in that it would reveal problems with
internal and external bonding techniques. Loss of mechanical integrity internally would be revealed by a high
delta shift in electrical characteristics-- VF for rectifier and switching; BV and/or Zz for zener diodes. Loss of
external mechanical integrity would result in a loss of hermeticity with a subsequent inability to pass hermetic
seal testing.
4. ACCELERATION - MIL-STD-750, METHOD 2006 (ref 4)
Acceleration is normally performed at 20,000 g force for one minute with the device mounted, with respect to the
center of the centrifuge, such that the force generated would tend to separate weak chip bonds. Test conditions
can vary considerably depending upon the type of case of the diode tested.
The intent of this test is to check the mechanical integrity of the diode. Internal integrity is determined by
electrically testing - Vf for rectifier and switching, BV and Zz for zener diodes. A high delta shift would indicate
, problems with the internal lead to chip bond or chip bond. Loss of external integrity is revealed by hermeticity
problems during hermetic seal testing.
5. SEAL TEST (HERMETIC SEAL) - MIL-STD-750, METHOD 1071 (ref 4)
All cavity type diodes are subjected to hermetic seal testing in the form of fine and gross leak testing. Fine leak
testing is normally performed by placing the diode in a chamber, reducing the atmospheric pressure, and backfilling,
with helium - in essence, attempting to pump out and replace the gas inside with helium. The part is then
"sniffed" with a helium detector. This method can detect leak rates of less than I X 1C"8 atm cc/sec.
Gross leak testing has been done by' a number of methods, the latest' of which is the use of liquid fluorocarbons
at elevated temperature. If bubbles are seen to emanate from the diode, the device is rejected.
The test objective is to verify the external integrity of the diode by assuring that it has no hermeticity problems.
6! ELECTRICAL MEASUREMENTS (PRE-BURN-IN)
Electrical measurements shall be performed prior to submission of diodes to Burn-In. The objective of electrical
testing is to eliminate devices which have failed previous screening tests. A more detailed description of electrical
tests normally performed is presented in item 8 below.
7. BURN-IN - MIL-STD-750, METHOD 1026 (ref' 4)
Power Burn-In of diodes is usually performed for 168 hours.
Rectifier diodes are normally biased for 60 cycle half-wave rectification. Switching diodes are usually reverse
biased, IR test condition, for burn-in. In both conditions, test current and external temperature are adjusted so
as to maintain an absolute maximum rated junction temperature for the device being tested.
Zener diodes are either reverse biased at 80 percent of BV or at IZT for Burn-In. . Test current/voltage and
external temperature are adjusted so as to maintain an absolute maximum rated junction temperature for the
device being tested.
The test objective of Power Burn-In is essentially the same as that of High Temperature Storage, that is, the
• stabilization of electrical characteristics. Once again, in bad parts Burn-in reveals problems concerning contamina-
tion, chip bond, lead bonds, metallization, oxide, and bulk wafer properties.
Diode instability during Power Burn-In is revealed in high delta shifts in electrical characteristics - IR and/or VF
for rectifier arid switching; BV and/or Zz for zener diodes. In addition, burn-in stresses the internal mechanical
construction of diodes. Loss of internal mechanical integrity is revealed by a high delta shift in electrical
characteristics - VF for rectifier and switching; BV for zener diodes.
16-9
8. ELECTRICAL TESTING
Electrical testing is essential in the determination of the quality of a diode. As has been shown in other screening
tests, IR and VF on rectifier and switching diodes, or IR, Zz, and BV on zener diodes are those electrical tests
required to verify the status of a diode. In addition to the above tests, certain other tests should be specified
. following Burn-In depending upon applications and/or minimum requirements. , •. .. , . ,: .
The objective of electrical testing, aside from verifying, specification requirements, is in determining delta shift..
Delta shift is the amount that a .pleasured electrical value has changed during an,environmental test such as
Burn-In, i.e., the amount of change between Pre- and Pdst-Burn-In electrical measurements. ^ i
The delta shift of diode electrical parameters is usually limited as follows:
 r ,
Rectifier and Switching Diodes - , n ,
,. AIR = ±100% of the previous test value or ±10% of the specification limit, whichever is greater." .
* • . - •
 :
 -
1
 • " - . • '
 ;
 *i. -^ i
AVp = ±2.5 to Wo of the previous test value dependent upon the actual specification, limit.;
Zener Diodes
AIR = ±100% of the previous test value or ±10% of the specification limit, whichever is greater.'
ABV = 0.1.1% of the actual specification limit dependent upon tolerance of part being screened.'
A2Z = ±10% of initial value.3
Delta criteria should always be specified after Power Burn-In but can be useful before and after any individual
screening test. In addition, 100 percent electrical testing should be performed prior to and immediately following
completion of screening.
9. RADIOGRAPHIC INSPECTION - MIL-STD-750, Method 2079 (ref 4)
Radiographic inspection (X-ray) of cavity type diodes is normally performed on a 100 percent basis following
completion of the previous screening tests. The intent of X-ray inspection is to detect conductive particles and
internal construction anomalies which may affect the reliable operation of the diode.
10. VISUAL EXAMINATION - EXTERNAL
External visual examination is normally performed as the final screening test. This inspection is required to detect
package defects, part marking defects, and external lead defects.
11. ENVELOPE REMOVAL/DISSECTION
A sample from each lot (e.g., lot-date-code) has its envelope removed and/or is dissected in order to detect
internal anomalies such as part damage, poor workmanship, improper materials, etc. It is suggested that a sample
base line dissected part be used as a standard for comparison.
NOTE:
3. Actual test value shall not exceed the specification limit.
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RECTIFIER, SWITCHING, AND ZENER DIODES
CHARACTERISTICS
i • , :;*'<; , > • • . • • ' . . • - • • • _ ,
Semiconductor Characteristics. When considered as a group, rectifier, switching, and zener 'diodes are essentially the
same, i.e., they all conduct current in one direction and block it in the other. -In describing the differences in
characteristics it can be said" that switching and zeher diodes can be used as rectifiers, but that rectifiers would'not
normally be used as switching and/or zener diodes, that is, an additional characteristic is required to describe a diode as
either a switching or zener diode. A switching diode is a device with a specific ability, faster than normal, of switching
from the forward to the reverse state and/or the reverse to the forward state. A zener diode is a device with a specified
and controlled ability to block current in the reverse direction. ' ':: '
Package Characteristics. Generally speaking, it is difficult (without special package markings), to differentiate between
rectifier, switching, and zener diodes of the same power rating by observing the package. However, with difficulty,
certain zener 'diodes, having transparent packages; can be differentiated as they may have more than one chip. For this
reason the next subsection (describing problem areas and causes found in diodes caused by design deficiency, lack of
process control, and inadequate quality control)'will contain a drawing for rectifier and switching diodes, and a drawing
for zener diodes.
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RECTIFIER, SWITCHING, AND ZENER DIODES
DESIGN AND PRODUCTION CONSIDERATIONS
Failures Related to Process. Typical rectifier/switching, and zener diodes (Figures 16-1 and 16-2) and typical assembly
flows (Figures 16-3 and 16-4) are presented together with the suggested controls required to assure a reliable part. The
"Critical Process" is defined for each of the manufacturing steps. Relationship is established between failure causes and
the manufacturing process. Having experienced a specific problem, one could identify those manufacturing steps with
potential for contributing to the failure.
TYPICAL RECTIFIER/SWITCHING DIODE DESIGN (Figure 16-1)
ITEM NO. ITEM NAME
I
2
3
4
5, 6
7
8
9
10
I I
12
13
Leads
Braze Joint
Disk
Die Bond Eutectic
Chip
Etched Mesa Portion
of Chip
Metal Contact
S-Bend Whisker
MATERIAL OF CONSTRUCTION
Dumet - MIL-STD-1276, Type D (ref 6)
99.99% copper clad with tin and gold
Silicon-gold-tin intermetallic
Doped silicon
Etched and oxide passivated doped silicon
Electroplated nickel
Electronic grade A nickel
Cathode Identification External paint
Band
Glass Body
Glass-to-Metal Seal
Area
Spot Weld Joint
Glass
Note: Can be detected only with difficulty
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Figure 16-1. Typical Rectifier/Switching Diode
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7. 8
9
10
I I
- 1 2
TYPICAL ZENER DIODE DESIGN (Figure 16-2)
ITEM NO. ITEM NAME MATERIAL OF CONSTRUCTION >V
Dumet - MIL-STD-1276. Type D (ref 6)
Thermosetting epoxy i n k " ' ' • • . •
Glass .' !
Gold covered incohel embossed » :
Silicon '' • . • ( <
Nickel (cladding 95% lead, 5% tin)
Copper . . ;.(. ' . '•
Nickel-iron .. .. ' ' .
Dumet ,". • ' ' . , •- .• ' • • ' "
Silicon
1
2
3
4
5
6
Lead Wires
Polarity Band
Glass Wall and
Second Seal
Weld Flash
C Bend Whisker
Compensating
Forward Dice
Solder Clad Nickel
Disk
Copper Sheath ,
Core
Weld Contact
Reverse Dice
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Figure 16-2. Typical loner Diode
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ASSEMBLY FLOW
General. Typical manufacturing flows for rectifier/switching and zener diodes (Figures 16-3 and 16-4) are presented
together with the process name and the constituent added. Included in each typical manufacturing flow is a listing of
the significant variable for each process - a significant variable is one which if not closely controlled will result in an
inferior if not useless product. Circled numbers in the constituent added column are directly related to the circled
numbers in the typical diode drawings and the item numbers in the materials list.
Assembly Precautions. Contamination, conductive and nonconductive, is the greatest cause of diode failure that is directly
related to the assembly process. As such, one should assure that specific in-process inspection and testing be designed
so as to eliminate and/or detect contamination.
The following is a partial list of the most probable sources of contamination:
1. Conductive Contamination
a. Lead bonding processes (weld splash)
b. Chip bonding process (loosely attached expulsion)
c. Can-to-header welding process (weld splash) - metal-can devices only
2. Nonconductive Contamination
a. Sealing process (moisture sealed in)
b. Cleaning processes (corrosive chemical residue)
c. Chip passivating process (contaminants in passivating material)
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FLOW DIAGRAM
MATERIAL MANUFACTURING CRITICAL PROCESS
OPERATION
© Clean wafer
Photo-
resist
Photoresist deposition, spin,
and hake
Mask
Developer
Etchant
and
Cleaning
Compound
Dopant
Photo-
resist,
Mask,
Developer
and
Etchant
Gold
'
Mask alignment and exposure
Photoresist developing and
hake
Klching and cleaning
PN junction, dopant
deposition and diffusion
Mesa photoresist deposition,
mask alignment, exposure,
developing, etching, and
cleaning
Back lap
Nickel
(!)
Evaporate and
uniformity of finished surface
— Uniformity of deposition,
temperature, time, and cleanliness
and exposure time
Development time, temperature.
and atmosphere
_ Cleanliness and purity of materials
and time
Cleanliness, time, temperature,
humidity, and furnace profile
See above materials added and
processes
— Thickness and uniformity of finish
diffuse gold Cleanliness, uniformity of deposi-tion, purity, temperature and time
sinter nickel tion, temperature, and time
X
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
B3
A5;
B1.2
A5;
Bl,2
SHORT
II
D4
EM
D4
D4
D4
D3.4
D3,4
Dl,2
D2,5
D2,5
PAR
DEV
• m
A6,7j
BS
A6,7;
BS
A6.7;
B5
A6,7;
B5
A6,7j
B5
A5.6.7;
BS
AS, 6, 7;
BS
A4,7;
Bl,2,4
A7j
Bl.3,4
A7j
Bl.3,4
MECH
ANOM
rv
Figure , 16-3. Rectifier/Switching Diode • Typical Assembly Flow with Related Problem
Codes
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FLOW DIAGRAM
MATERIAL MANUFACTURING CRITICAL PROCESS
OPERATION
Nickel
Gold
First Seal
(Anode
Lead, Disk,
Glass Body)
Whisker
Assembly
(Whisker
with
Cathode
Lead
Attached)
Plating
Material
©
©©
0©
©
©
f
Nickel plate
Gold plate
Scribe and sort
Clean, stack and "solder"
mount assembly to chip
Clean whisker assembly and
insert
Final seal
High temperature age
Plate leads
Screening tests
Test and inspect
- Mark, pack, and ship
Cleanliness, thickness, and
uniformity of deposition
of deposition and purity
— Scribe pressure and time
Cleanliness, time, temperature,
and environment
Temperature, time, and atmosphere
Purity of plating and thickness
— Testing process
Paint quality, type, and
marking process
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
A5;
B1.2
AS;
B1.2
B3
A1.2;
Bl,2
Al,2,4
SHORT
< II
D2.5
D2.5
A2t
A1.2;
Al,5
A (all);
B
PAR
DEV
m
A7;
Bl,3,4
A7;
Bl.3,4
A4;
B2
A2;
Bl,3
Bl
A2.3
•
-
MECH
ANOM
IV .
Al.2,3,
4,5;
Al.2,3,
4,5
B2, 3
A1.4
A2;
B2
A2;
B4.5
NOTE: For items (?) through (u) see Fig. 16-1
Figure 16-3. Rectifier/Switching Diode • Typical Assembly Flow with Related Problem
Codes
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' ' FLOW DIAGRAM
. MATERIAL . - . - MANUFACTURING • .. CRITICAL PROCESS
' OPERATION
Wafer
Photo-
resist
Mask
Developer
Etchantand
Cleaning
Compound
Dopant
Gold
(12)
Clean wafer
Photoresist deposition,
spin, -and bake. :
Mask alignment and
exposure
. Photoresist developing
and bake
/
Etching and cleaning
PN junction dopant deposition
and diffusion
Back lap
• -. . • . . -
Evaporate and diffuse gold
Evaporate and sinter nickel
'!
Nickel plate
J,
Removal of contamination, and
uniformity of finished surface
_ Uniformity of deposition, temperature,
time, and cleanliness
exposure time
Development time, temperature,
and atmosphere - ••
<
— Cleanliness and purity of
materials, and time
Cleanliness, time, temperature,'
humidity, and furnace profile^
- Thickness:and uniformity of finish
Cleanliness, uniformity of deposition,
purity, temperature, and time
, -..;•• --- . . '
temperature and time '
— Cleanliness, thickness, and uniformity
of deposition
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
• ' • - •
B3
A5;
Bl,2
A5;
B1.2
A5;
Bl,2 ""
SHORT
n
D4""
r>4 • • •
D4
D4
D4
D3.4
Dl,2
D2,5. -
D2,5
D2.5
PAR
DEV
III
A6.7;
B5
AG,7;
B5
AC, 7;
B5 .
A6,7;
B5 ,
A(i,7;
B5-
AS.6,7;
B5
A4.7; '-
Bl.2,4
A7;
Bl,3,4
A 7 j
Bl,3,4
\7;
Bl.3,4
MECH
- ANOM
rv
1
 j'
Figure 16-4. Zener Diode • Typical Assembly Flow with Related Problem Codes
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FLOW DIAGRAM
MATERIAL MANUFACTURING CRITICAL PROCESS
OPERATION
r
Gold Hold p\:itc
CVf)
First Sc-al .^ IJ-.
(Anode (T_) Qy
(ilass (iT) (in)
Body) ^~-s ^-s
(jl) ©
Whisker
Assembly (T'ifT^
(WhlBltnr VVV-/
with /TS
Catholic /'~Yv_y
Lead l^
Attached)
Platine vi/
Material
Scril>e :mrl sort
Clean, sUick and "solder"
mount assembly to chip
Clc:m whisker assembly and
insert
Final seal
•High temperature age
_ Cleanliness, thickness, uniformity of
deposition, and purity
— Scribe pressure and time
_ Cleanliness, time, temperature,
and environment
— Cleanliness
— Temperature, time, and atmosphere
Plate leads
- Purity of plating and thickness
Screening tests
Test and inspect - Testing process
. ., —Paint quality, type, andMark, pack, and ship
 mark^ pT£e£
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
AS;
B1.2
B3
A1.2;
Bl,2
Al.2,4
SHORT
II
D2,S
A2;
Dl
A1.2;
OS
A1.5
A(all)-,
B-
PAR
DEV
III
\7;
81,3,4
\4;
B2
12;
B1.3
Bl
V2.3
MECH
ANOM
IV
Al.2,3,
4,5;
Bl,3
Al.2,3,
4,5
J
B2.3
i
A.1,4
A2;
B2
A2;
B4.5
NOTE: For Items (ij throu^i U2J see Fig. 16-2
Figure 16-4. Zener Diode • Typical At$embly How with Related Problem Codes
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RECTIFIER, SWITCHING, AND ZENER DIODES
FAILURE ANALYSIS TECHNIQUES
General. Failure analysis is a corrective action-related procedure. Only after knowing why a part failed can action be
taken to minimize future failures. Failure analysis findings can show the need for redesign (improvement in materials,
processes, and controls) or proper part application.
Predominant Failures. Failures of rectifier/switching, and zener diodes most frequently result from misapplication, either
as a result of marginal design or as a result of misapplication of power during use. Indications of misapplication of
power are normally burn marks, melted leads, unusual discoloration, and massive cracks with burning and/or discoloration.
Misapplication in mounting of diodes can result in corrosion of leads, cracking of the diode body (damaged package),
destruction of seals, and shorting of external leads.
Dissection Precautions. Grinding and polishing, if not performed in small increments, can easily pass through the failed
area without detecting its presence.
Failure Analysis Flow. The failure analysis flow diagram (Figure 16-5 which follows) provides for maximum nondestructive
evaluation of the failed part prior to the dissecting or deponing operation.
Relationship to Failures. Where it is relevant, each step of the failure analysis procedure (Figure 16-5) is related to one
of the four major problem areas and their causes by a coding system which is defined on the foldout in the Appendix.
Thus, one experiencing a specific type of failure can identify those steps in the failure analysis most likely to reveal the
problem.
NOTE
RECORD AND/OR PHOTOGRAPH ALL OPERATIONS AND ANOMALIES DURING THE FAILURE
ANALYSIS PROCEDURE
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N. WHI
\ FAILt
TEST/EXAMINATION PROCEDURE N. IS
LOOK N,
FOR
NONDESTRUC TIVE
MECHANICAL
1
External Visual
Examination
Radiograph
Inspection
ic
PROBLEM AREA
VERIFICATION
Preliminar
Measureme
I
NONVERIFI
f Electrical
nts
F
ED FAILURI
Complete Electrical
Measurements
PROBLEM CAUSE
VERIFICATION
I
OPEN VER
F
IFIED
Remove paint from
and/or decap the diode
^
-
Dissect, Etch, and
Examine
Materials Analysis,
Spectrographic Analysis
Microprobe Analys is ,
and Scanning Electron
, Microscope Analysis
Note and photograph I. D. and damage
X-ray in three mutually perpendicular planes.
X-rays to be capable of showing a one mil
particle
Measure BV and Vp at low current levels while
observing on an oscilloscope
Perform all electrical measurements per
specification including high/low temperature.
Inspect the device interior with and without
the aid of a microscope .
Inspect each section with and without the aid
of a microscope. Sections must be in small
increments so as to avoid grinding through
failed area
May be done in conjunction with decapping/
all foreign material not otherwise identifiable
:N
JRE
\
^
RELATED PROBLEM CODES
(see foldout In the Appendix)
OPEN
I
A2.3.5
Al.2,3,
4,5;
Bl
all
Al.2,3,
4, 5;
Bl, 3
AS;
Bl,2,3
Al 2 3
5;
B3
SHORT
II
c
Al,3;
D5
all
PAR
DEV
III
Al
A1.2;
B1.3
all
A2,4,5.6;
Bl,2,4,5
A4 5 6 7 *
Bl.2,3,5
Al.2,4,
5,6,7;
Bl.2,4,
5
MECH
ANOM
IV
Al.2,3, 4, i
Bl.2,3,4,5
A3, 5
Al.3,4
Al,2,3
4,5;
B5
Figure 16-5. Rectifier/Switching, and Zener Diodes - Typical Failure Analysis Flow with
Related Problem Codes
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TEST /EXAMINATION PROCEDURE
IF
SHORT VERIFIED
Check Hermetic
Seal
Remove Paint From
and/or Decap the
Diode
Dissect, Etch, and
Examine
Materials Analysis,
Spectrographic Anal-
ysis, Microprobe
Analysis, and Scanning
Electron Microscope
I
ELECTRIC*
DEVIATION
F
L PARAME
VERIFIED
Check Hermetic
Seal
i t
Bake at M
Rated Stor
TemperaU
i
aximum
age
re
Clean Exterior
Temperature Cycle
Remove Paint From
and/or Decap the
Diode
1
rER
—
METAL CAN DIODES
Vacuum Bake at
Maximum Rated
Storage Temperature
Clean Chip
Remove M
and Oxide
Dissect, I
Examine
Materials
SpectrogrE
ysis, Mici
Analysis,
ning Elect
scope Ana
etallization
:tch, and
Analysis,
iphic Anal-
and Scan-
ron Micro-
ysis
h>-
Check fine and gross leak rate
Inspect the device interior with and without
the aid of a microscope
Inspect each section with and without the aid
of a microscope. Sections must be in small
increments so as to avoid grinding through
failed area
May be done in conjunction with decapplng/
paint removal or dissection. Identify /analyze
all foreign material not otherwise identifiable
Check fine and gross leak rate
Determine if condition improves following
48 hour bake
Determine if condition improves following
thorough cleaning
Monitor faulty parameter while temperature
cycling. Improvement suggests:
Inspect the device interior with and without
the aid of a microscope
Cool in a dry ambient atmosphere. Improve-
ment suggests:
Improvement suggests:
Improvement suggests:
Inspect each section with and without mag-
nification. Sections must be in small incre-
ments so as to avoid grinding through failed
May be done in conjunction with decapping/
paint removal or dissection. Identify/analyze
all foreign material not otherwise identifiable
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
all
A(all);
B1.3
Al.2,3,
4,5;
Bl.2.3
A5;
81,2,3
SHORT
II
B
Al.2,3;
01,2,4,5
Al,3
Al.2,3;
01,2,3,4,5
B
C
Al.2,3;
B;
Dl,2
Al.2,3,
Dl.2,5
'B
Al,2,3
A2.3;
D2,3
Dl,4,5
Al,3;
Dl.2,3,
4,5
PAR
DEV
in
A2,3
A2,4.5,fi;
61,2,4,5
A4,5,6, 7;
B2,3,5
A2,4,5.6,7
B2,3,4,5
A2.3
A 5 , G , 7
Al
A2.3.4;
Bl.2,3
A2,4;
Bl.2,4,5
A2,3
A2
AS;
B4
A4.6.7;
Bl.2,3,5
A2.4.5,
6,7;
Bl,2,3,
4,5
MECH
ANOM
IV
B2.3
A1.3, 4,
5
Al.2,3,
4,5;
B5
B2,3
-
Al,2
A3, 4, 5;
B2,3
Al,2,3,5
B2,3
Al,4
Figure 16-5. Rectifier/Switching, and Zener Diodes - Typical Failure Analysis Flow with
Related Problem Codes
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RF DIODES
CHARACTERISTICS
All specialized diode types designed to perform a particular application at radio frequencies (rf) are placed in a class
called rf diodes. These include IMPATT, hot carrier (Schottky), step recovery, and pin diodes. As a class, rf diodes
have one thing in common when compared to a conventional diode, namely, minority carrier storage and lifetimes are
closely controlled.
Operation. The basic function of a diode is to pass current in the forward direction and block current in the reverse
direction. Of special interest is when the diode has been conducting in the forward direction and then is suddenly
reverse biased. Ideally, the diode should change state instantaneously and block current, but actually the diode will
continue to conduct for a finite period of time until all the stored minority carriers near the junction are recombined.
This period of time is known as reverse recovery time (trr) and is the limiting factor in operating frequency. In rf diodes
several techniques are employed to control trr.
Hot Carrier (Schottky) Diodes. In hot carrier diodes minority carriers are virtually eliminated through the use of a
metal-to-semiconduc(or junction, hence, trr approaches zero. A drawback of this scheme, however, is higher reverse
leakage current and lower working voltage.
Step Recovery Diodes. In these devices the minority carrier storage and lifetimes are closely controlled so that the
device will conduct in the reverse direction for a predetermined time and then abruptly block the reverse current. This
feature is well suited for applications requiring harmonic generation. As with all semiconductor devices, when fabricated
to idealize a given parameter, other considerations will suffer. In this case, the step recovery diode is very susceptible
to temperature variation. Minority carrier lifetime increases at a linear rate of 0.5 to 1.0 percent per degree centigrade
and requires external circuitry for temperature compensation.
Pin Diodes. Again, minority carrier lifetime is controlled but this time it is maximized. When operated at the proper
rf frequency the minority carrier is much longer than the period of the controlled signal. Hence, the pin diode never
completely turns on or off but, rather, behaves much like a rf resistor. The rf resistance can be varied by changing the
magnitude of the bias, so that pin diodes are wll suited as rf attenuators.
IMPATT Diodes. IMPATT (Impact lonization Avalanche ^Transit Time) diodes are designed to be operated with
sufficient reverse bias to cause avalanche breakdown. At microwave frequencies, the combination of avalanche generation
and drift of minority carriers across the diode-active region produces negative resistance. This feature makes the IMPATT
diode very suitable as the active element in a microwave oscillator.
Package Configuration. With the semiconductor properties of rf diodes closely controlled, the performance of the device
is often limited by parasitic effects introduced by the package configuration. Many package schemes are employed to
minimize capacitance, inductance, and equivalent resistance. Additionally, consideration is given to providing an effective
thermal path to remove heat from the semiconductor.
Despite the above precautions, the device performance may still degrade due to parasitic effects introduced when installed
into equipment. Equal care and consideration should be given to this operation.
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RF DIODES
DESIGN AND PRODUCTION CONSIDERATIONS
Failures Related To Process. A typical rf diode (Figure 16-6) and a typical assembly flow (Figure 16-7) are presented
together with the suggested controls required to assure a reliable part. The "Critical Process" is defined for each of the
manufacturing steps. Relationship is established between failure causes and the manufacturing process. Having
experienced a specific problem, one could identify those manufacturing steps with potential for contributing to the failure.
ITEM NO.
5
6
7
8
9
10
I I
12
13
14
15
16
17
18
19
TYPICAL RF DIODE DESIGN (Figure 16-6)
ITEM NAME MATERIAL OF CONSTRUCTION
Heat Sink, Cathode
-Cathode to Ring
Weld
Cathode Ring
Kovar, gold plated
Gold preform
Kovar, gold plated
Ring and Anode Heat Gold preform
Sink to Body Weld
Ceramic Body
Preform Bond
Heat Sink, Anode
Interconnect Mesh
Cathode Guard Ring
Passivation
Cathode and Anode
Metallization
Cathode Diffusion
Cathode Guard Ring
Diffusion
Anode Diffusion
Intrinsic Material
Anode Guard Ring
Diffusion
Chip Preform
Chip Bonding
Material
Anode and Anode
Guard Ring
Passivation
Bonding Ball
Alumina, 96%
Gold, (scrub)
Kovar, gold plated
Gold, 99.99%
Silicon dioxide
Chrome moly
Phosphorous doped silicon
Phosphorous, heavily doped, silicon
Boron doped silicon
Boron, very slightly doped, silicon
Boron, heavily doped, silicon
Tin, gold, copper core, gold, tin sandwich
Gold, 99.9%
Silicon dioxide
Gold, 99.99%
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MATERIAL MANUFACTURINGOPERATION CRITICAL PROCESS
| Wafer Mdean wafer |_ ^ .^«X^ .^
Photoresist-
Anode Photoresist process-anode
 Spin SPeed
' temperature, mask
contact pressure, exposure
P
time, and developer
(Dopant ^ Anode predeposition |_- ±^»~^ =*'
Photoresist-
Ring
| uopani
Photoresist-
Cathode
|
[Measure V/I | Probe pressure
JClean wafer | Wafer cleanliness
|Anode drive-in (_ ^-np™*,^
[Measure V/I | Probe pressure
Photoresist process-anode SZ" '^^ ^"'
2_ — . 1 exposure time, and developer
.
ing diffusion [— Time, temperature, huimdUy,
[Clean wafer | Wafer cleanliness
Photoresist pi
cathode
(n)
contact pressure, exposure
1 Dopant p:l|cathodc diffusion 1 i'ime. temperature humidity,
[Clean wafer | Wafer cleanliness
| Photoresist | (Photoresist process | contact pressure, and exposure
Cathode Guard
Ring
time
— (Cathode guard ring | Developer
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
B3
B3
~
SHORT
n
D4
D4
D4
Dl
D4
D3,4
Dl
D4
D3.4
D4
D4
D3,4
D4
D4
D4
PAR
DEV
III
A6;
B5
AS;
B5
A6;
.B5
A4;
B2
A6;
B5
AS, 6;
B5
A4;
B2
A6;
B5
A5,6j
B5
A6;
B5
A6;
B5
A5, 6;
B5
A6;
B5
A6;
B5
A6;
B5
MECH
ANOM
rv
Figure J6-7. RF Diode • Typical Assembly Flow with Related Problem Codes
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Figure 16-7. RF Diode • Typical Assembly Flow with Related Problem Codes
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RF DIODES
FAILURE ANALYSIS TECHNIQUES
General. Failure analysis is performed to establish the cause of failure, provide guidelines for corrective action, and
determine the relevancy or impact of the failure in a given application. The primary goal of failure analysis is to provide
corrective action to prevent recurrence of the failure mode or mechanism involved. They may take the form of changes
in materials or processes, package configuration, installation techniques, or reconsideration of the device to perform in
its particular application.
Predominant Failures. The predominant failure in rf diodes is a phenomenon known as "burn out", and is usually
associated with some form of misapplication of the device. Burn out results from the inability to remove heat from the
semiconductor junction and, depending on the internal construction, can cause open, short, or parametric degradation.
Factors contributing to burn out include electrical and/or thermal overslresses, improper mounting techniques, or inadequate
heat-sinking. Burn out is usually initiated by a high current density through the junction resulting from electrical
overstress and subsequent thermal overstress.
Dissection Precautions. Due to the many variations in package design and configuration encountered in rf diodes, it is
a good practice to X-ray the device prior to dissection. Sufficient exposures (generally 3 mutually perpendicular axes)
should be taken to adequately define internal details and thus provide the best approach in the particular dissection
process. As with all semiconductor devices, grinding and polishing should be performed in small increments to assure
that the failed area is not passed through without detecting its presence.
Failure Analysis Flow. The failure analysis flow (Figure 16-8) which follows provides for maximum nondestructive
evaluation of the failed part prior to the dissecting or depotting operation.
Relationship to Failures. Where it is relevant, each step of the failure analysis procedure is related to one of the four
major problem areas and their causes by a coding system which is defined on the foldout in the Appendix. Thus, one
experiencing a specific type of failure can identify those steps in the failure analysis most likely to reveal the problem.
NOTE
RECORD AND/OR PHOTOGRAPH ALL OPERATIONS AND ANOMALIES DURING THE FAILURE
ANALYSIS PROCEDURE.
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Figure 16-8. RF Diode - Typical Failure Analysis Flow with Related Problem Codes
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Figure 16-8. RF Diode - Typical Failure Analysis Flow with Related Problem Codes
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ALERT SUMMARIES
Summaries of ALERT reports issued against Rectifier/Switching, Zener, and Miscellaneous Diodes are shown below.
They are listed according to Problem Area, except the Miscellaneous are listed by type. The "ALERT ITEM No." (first
column) references each summary back to the "Problem Area/Cause, and Suggested Action" table.
RECTIFIER AND SWITCHING DIODES
ALERT1
ITEM NO./
GIDEP NO.
PROBLEM AREA/
Cause
PROBLEM
DESCRIPTION PROBLEM ANALYSIS
I
MSFC-71-01
OPEN
Inadequate bonds
Plastic encapsulated
diodes used in
"cordwood" modules
open circuited at the
cathode lead to chip
bond.
Discrepant parts used gold-germanium soldering
of the cathode lead to die bond and could not
endure temperature stress when used in
"cordwood" modules. Parts were changed to
a nonplastic device using a thermocompression
bond.
2 OPEN
K4-7I-OI Chip lifted
3 OPEN
S8-7I-OI Chip lifted
4 OPEN
F9-7I-OI Chip lifted
5 OPEN
MSFC-71-04 Chip lifted
6 OPEN
K9-7I-22 Chip lifted
Intermittent
malfunction of
equipment occurring
during temperature
cycling was traced to
a PC containing
diodes.
Diodes failed to pass
surge current
requirement of the
military specification.
Diodes failed open
during equipment
tests.
Diodes failed open
during manufacturing
tests of Skylab
components.
Electrical testing
showed that the
diodes were
intermittently open.
Tests of diodes revealed opens or high voltage
drops. When sample diodes were opened, the
die in each case fell out due to little or no
bonding to either internal heat sink (slug).
The problem was traced to incompatible
thermal coefficient between the externally
fused glass and the die assembly.
The normal failure mode would be an open
circuit. The problem is due to incompatible
thermal coefficient between the externally
fused glass and the die assembly.
Diode types constructed with compression
bonding with only the glass body material
holding the chip and lead terminals together,
were opening at the connection between chip
and terminals. Diodes constructed with silicon
die metallurgical^ bonded directly to the
terminal pins displayed no problems in
identical applications. The problem is due to
incompatible thermal coefficient between the
externally fused glass and the die assembly.
The diodes opened at the connection between
chip and studs. Diode construction uses
compression bonding with the glass body
material holding the chip and lead studs
together mechanically. The problem is due to
incompatible coefficient between the externally
fused glass and the die assembly.
Microscopic examination revealed that the chip
was detached from the lower mounting stud
and was held in place only by the silicone
rubber seal.
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RECTIFIER AND SWITCHING DIODES
ALERT'
ITEM NO./
GIDEP NO.
PROBLEM AREA/
Cause
PROBLEM
DESCRIPTION PROBLEM ANALYSIS
C6-68-03
SHORT
Lack of hermetic
seal
Hermetic seal failure
during installation
which resulted,
ultimately, in the
diode shorting.
Moisture entered the broken seals and lead
oxide formed over the chip by galvanic action
between the silver "whisker" and the chip
"button." It was recommended that the
military specification require higher torquing
requirements.
8
MSC 3-10-66
9
MSFC-68-IO
10
B 1-68-01
11
F3-7I-01
SHORT
Conductive
contamination
ELECTRICAL
PARAMETER
DEVIATION
Contamination
MECHANICAL
ANOMALY
Hydrofluoric
etchant
MECHANICAL
ANOMALY
Defective weld
Silver contamination
caused a diode in a
Control Programmer
qualification unit to
fail short.
During functional
testing, parts
exhibited excessive
reverse current.
Corrosion of cathode
lead at point of
connection to the
body such that
normal handling
resulted in lead
breakage..
Diodes came apart at
the brazed joint
during assembly
operation (soldering
to diode stud).
The silver contamination was weld splash
resulting from a resistance weld. A hex-crimp
is incorporated to prevent weld splash from
entering the diode cavity.
Defective tabulation seal and surface
contamination which was conductive during
high humidity conditions. All of the defective
diodes were rejected.
A minute amount of hydrofluoric etchant was
trapped in the small cavity between the glass
and the lead of the first seal. Over a period
of time the lead was etched and the
nickel-iron core exposed, which then corroded.
Additional in-house, in-process controls were
established to control the level of rinse water,
the concentration of etch solution, and the
effectiveness of the rinse.
Metallurgical analysis revealed the failure was
caused by absence or improper use of flux,
and because the two butted ends were not
flat.
Z E N E R DIODES
ALERT1
ITEM NO./
GIDEP NO.
12
MSC 1-26-67
13
MSC 9-16-66
PROBLEM AREA/
Cause
OPEN
Inadequate bond.
OPEN
Inadequate bond
PROBLEM
DESCRIPTION
Zener diodes failed
open or operated
intermittently.
Open and/or
intermittent operation
PROBLEM ANALYSIS
Defective gold plating on a copper stud base
prevented adequate bonding of the silicon chip.
Defective plating is being controlled through
specification changes and institution of
incoming materials inspection.
Displacement of "S" bend ribbon at point of
contact with die metallization as a result of
in a dynamic
environment.
shock or vibration. A solid feed-through lead
has been incorporated to avoid this problem.
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ZENER DIODES
ALERT'
ITEM NO./
GIDEP NO.
14
GSFC-71-04
15
G4-7I-OI
16
BED-69-OI
17
GSFC-71-07
18
DG-68-01
19
MSC 11-23-64
20
MSFC-64-02
PROBLEM AREA/
Cause
SHORT
Conductive
contamination
SHORT
Conductive
contamination
ELECTRICAL
PARAMETER
DEVIATION
Incorrect guard
band limits
ELECTRICAL
PARAMETER
DEVIATION
Contamination
MECHANICAL
ANOMALY
Improperly formed
weld
MECHANICAL
ANOMALY
Oxidation of
Dumet copper
MECHANICAL
ANOMALY
Shrinkage of die
bond material
PROBLEM
DESCRIPTION
Failure of a
subsystem during
bench test was traced
to a diode.
Diode was found with
alloy 52 particles
internal to the
package.
Devices exceeded IR
limit at high and
ambient temperature,
and exceeded
maximum breakdown
voltage.
Diodes failed to meet
reverse leakage
current limits during
burn-in test.
Zener physically fell
apart
A commercial glass
diode was- purchased
which was
contaminated.
X-ray inspection
revealed voids and a
subsequent visual
examination showed
cracks in the die
bonding material.
PROBLEM ANALYSIS
Failure analysis revealed that a loose particle
inside the diode had shorted across the silicon
die. The particle had formed by undercutting
the gold/germanium solder during the die
etching process. Also, the silicone varnish,
used to passivate the surface, was missing
from the die because of an error in the
manufacturing process.
The problem was traced to the manufacturer's
welding and machining processes.
Q.C. sample monitoring was insufficiently
tight, resulting in discrepant parts being
accepted.
Failure analysis revealed ionic contaminants on
the die surfaces had created inversion layers in
the silicon on two devices. Another device
failed because the "C" spring had contacted
the silicon die.
Weld was improperly formed at the interface
of the "top hat" and "stud header".
Dumet copper sheath oxidized during first seal
operation. Avoid use of commercial parts for
high reliability applications as they are not
intended to be well-produced or well-inspected
products.
Silver paste die bonding material shrinks
during cure or annealing process. Physical
and electrical testing showed no apparent
degradation in performance.
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MISCELLANEOUS DIODES
TYPE;
ALERT1
ITEM NO./
GIDEP NO.
21
OPTOELECTRON-
ICS
SI -70-01
22
SCR
LeRC 3-10-6?"
PROBLEM AREA/
Cause
MECHANICAL
ANOMALY
Freon TMC
OPEN
Inadequate bond
PROBLEM
DESCRIPTION
Softening and
clouding of clear
plastic lens when
vapor cleaned with
Freon TMC and
alcohol to remove
rosin flux residue.
Inconsistent gate
triggering levels in
receiving inspection
and a static inverter
failure.
PROBLEM ANALYSIS
The clear lens contains a large proportion of
methylene chloride which will soften and cloud
when exposed to Freon TMC. Flux was
changed to water soluble flux and the lens is
cleaned with water containing a mild detergent.
Excessive crimping of the aluminum gate lead
resulted in an intermittent open gate.
23
SCR
MSFC-68-23
24
SCR
GSFC 5-15-67
25
VARACTOR
GSFC-70-15
26
VARACTOR
GSFC 5-19-67
ELECTRICAL
PARAMETER
DEVIATION
Contamination
MECHANICAL
ANOMALY
Poor lead plating
OPEN
Mechanically
overstressed
SHORT
Contamination
SCR would trigger
with the application
of anode voltage.
Leads of silicon
controlled rectifier
failed to solder.
Varactor diodes failed
while being operated
in a parametric
amplifier at -I65°C.
Maximum rating is
-65°C.
Varactor diodes
exhibited a high
failure rate during
vibration testing.
Contamination introduced with wafer
processing or in the silicone rubber passivation
caused improper operation of "mesa" type
SCR. SCR now uses a planar chip.
Leads were contaminated during high
temperature bake. Subsequent cleaning
processes failed to remove the contamination.
It was determined that bonding of the die
occurred over less than 25% of the available
bonding area, therefore, the parts were more
susceptible to failure during mechanical
overstress than they should have been. The
device has been subsequently redesigned.
Dissection of the diodes revealed solder balls,
loose silicon "chips," and gold overhang near
the junction.
NOTE:
I. Where no ALERT number (GIDEP) exists, the originator and date are shown.
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INTRODUCTION
OBJECTIVE
The objective of this section is to identify the major problem areas associated with the use of integrated circuits and to
suggest approaches (developed from experience) for dealing with these problems.
SECTION ORGANIZATION
The Integrated Circuit section is organized as follows:
1. Problem/Screening Summary
This subsection delineates the various problem areas which may be encountered in the usage of Integrated Circuits.
There are minor differences in construction between the Diode-Transistor-Logic (DTL), Transistor-Transistor-Logic
(TTL), and Linear circuits, hence the failure modes and mechanisms applicable to one may also similarly be
found in the other.
2. Screening Inspections and Tests
Reliability screening of packaged devices prior to use performs an important function in eliminating infant failures
as well as marginally performing devices. Reliability screening is patterned after MIL-STD-883, Method 5004 (ref
34), Classes A, B, and C. The choice of screening per any one Class of Method 5004 is dependent on the degree
of reliability required.
a. Class A. Devices intended for use where maintenance and replacement are extremely difficult or impossible,
and reliability is imperative.
b. Class B. Devices intended for use where maintenance and replacement can be performed, but are difficult
and expensive, and where reliability is imperative.
C. Class C. Devices intended for use where maintenance and replacement can be readily accomplished and
down time is not critical.
3. Design and Production Considerations for DTL, TTL, and Linear Integrated Circuits
These subsections discuss the typical DTL, TTL. and Linear constructional details with the inclusion of a typical
process flow. Sectional steps within this flow are again keyed to the potential problem areas possible as noted
in the foldout in the Appendix.
4. Failure Analysis For DTL, TTL, and Linear Integrated Circuits
Integrated Circuit failure analysis of DTL, TTL, and Linear follow similar procedures and techniques because of
the close similarity in construction of the two digital circuits. The subsection is presented in methodical format.
This is necessary because of the inherent danger of inadvertently destroying failure evidence should a haphazard
approach be made. Each failure procedure is sequenced so that the succeeding procedure will have an equal
chance at uncovering the failure mechanism. The format thus presented is keyed to the foldout in the Appendix.
5. Handling of MOS Devices
Because of perplexing problems in relation to all MOS devices and occurrences where perfectly screened devices arrive
inoperative at users' plants, there is included a brief MOS handling subsection. This subsection presents the various
methods of handling MOS devices to preclude the shorting out of the gate element caused by electrostatic discharges.
ALERT Summaries
6. This subsection presents summaries of the ALERT reports issued against integrated circuits.
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PROBLEM/SCREENING SUMMARY
Scope. This problem summary subsection is a compilation of problem areas derived from the ALERT reports and the
wide experience acquired over years of such encounters. It does not presume to list all possible problem areas/causes
possible within digital integrated circuits, but is an attempt at compiling the most commonly encountered failures/problems.'
The problem areas for DTL, TTL, and Linear are similar to a great extent and hence this section applies to both types
of logic.
Problems in this summary are keyed to the foldout in the Appendix and delineate the possible causes of failure and the
recommended screens to eliminate such causes. Wherever applicable, the failure/problem area will be keyed to the
pertinent ALERT report.
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PROBLEM AREA/CAUSE AND SUGGESTED ACTION
INTEGRATED CIRCUITS
PROBLEM AREA/
Cause
ALERT
ITEM
NO.
SUGGESTED ACTION - SCREEN
(see "Screening Inspections and
TeW')
OPEN
Microcracks at window cutout
1. 100% Electrical Tests following 30 cycles
1,2,3,4,5 minimum Temperature Cycling - this test may
not screen out marginal failures.
2. Invoke Scanning Electronic Microscope
scans on sample basis as part of 100%
screen.
OPEN
Aluminum wire corrosion - reaction with glass
spatter and moisture
1. 100% Precap Visual Inspection to
MIL-STD-883 (ref 34).
2. Utilize Gross Leak Tests per MIL-STD-883.
method 1014, Condition C in lieu of ethylene
glycol immersion.
OPEN
Cracked die - mismatch of coefficients of expansion
of bonding pyroceram and silicon dice
1. 100% Precap Visual Inspection to
MIL-STD-883 (ref 34).
2. Temperature Cycling -5J°C to I.WC range.
3. Electrical Testing 100%.
OPEN
Lifted chip
I. 100% Precap Visual Inspection.
8,9,10,11 2. Variable Frequency Vibration per
MIL-STD-883 (ref 34).
3. Constant Acceleration per MIL-STD-883,
(Centrifuge).
4. Electrical Testing 100%.
5. Radiographic Inspection (preferably Vidicon
X-ray).
OPEN
Voids and overetched metallization 12
I. 100% Dynamic Electrical Testing.
OPEN
Lifted bond - purple plague caused by formation of
gold-aluminum intermetallic
1. 100% Precap Visual Inspection to
MIL-STD-883 (ref 34).
2. Mechanical Shock per MIL-STD-883.
3. Thermal Shock.
4. Constant Acceleration.
5. Random Vibration.
OPEN
Lifted bond - poor aluminum adhesion Jo silicon
caused by improper alloying temperature/time
1. Lot Sample Bond Pull Strength Tests.
2. Mechanical Stressing Tests, Vibration, etc.
3. Tighter process controls on pressure, time,
temperature.
OPEN
Periphery plague - aluminum pad area too small or
bond misplaced on thinner region of aluminum
interconnect
1. Sample Bond Pull Strength Tests.
2. Mechanical Stressing, i.e.. Vibration, Shock,
Centrifuge.
3. Tighter control of bond placement during
bonding and/or use of larger aluminum bond
pads.
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INTEGRATED CIRCUITS
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. Tests")
OPEN
Overbonding - excessive temperature and/or
pressure
1. Stabilization Bake per MIL-STD-883 (ref
34).
2. Precap Visual Inspection per MIL-STD-883
(ref 34).
3. Bond Pull Strength Tests.
4. Tighter process controls on bonding
operation.
OPEN
Improperly placed thermocompression bond
1. Precap Visual Inspection per MIL-STD-883
(ref 34).
2. Mechanical Stressing, i.e., Vibration, 'Shock,
and Centrifuge.
OPEN
Rebonds - original bond area was bonded a second
time
1. Precap Visual Inspection.
2. Prohibit rebonds on same area if silicon is
exposed.
3. Mechanical Stressing, i.e., Vibration', Shock
and Centrifuge.
OPEN
Corrosion - aluminum interconnects reacting with
dissimilar metal contacts in presence of excessive
moisture (hydrated alumina)
1. Stabilization Bake period prior to seal.
2. Hermetic Seal Tests following seal per
MIL-STD-883 (ref 34).
3. Control atmosphere during preseal storage.
OPEN
Scratches - improper handling and/or assembling
1. Train operators to exacting procedures in
handling.
2. Precap Visual Inspection per MIL-STD-883
(ref 34).
3. Power Life Tests.
4. Institute adequate "in-transit" or
"in-process" packaging and handling
procedures.
OPEN
Thinning of aluminum over step in oxide
1. Use multiple aluminum source evaporation
technique.
2. Use planetary motion during evaporation of
metal.
3. Use heated substrates. •
4. Increase aluminum thickness.
5. Decrease height of oxide steps.
6. Screen out during Power Burn-in, 168 hours
at elevated temperature.
OPEN
Open in aluminum near contact window caused by
aluminum pulling toward alloyed contact
1. Precap Visual Inspection per MIL-STD-883
(ref 34).
2. Sample Scanning Electron Microscope
scans.
3. Increase aluminum thickness.
4. Check aluminum alloy procedure.
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INTEGRATED CIRCUITS
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. lists")
OPEN
Opens in aluminum contacts, interconnects-faulty
oxide removal
1. Tighten process controls during fabrication,
particularly oxide etches.
2. Temperature Cycling followed by
measurement at low voltages.
3. Bake-at temperatures.
4. Power Burn-In at temperatures per
MIL-STD-883 (ref 34).
5. Precap Visual Inspection per MIL-STD-883.
6. 100% Electrical Tests.
SHORT
Bulk shorts • secondary breakdown or uncontrolled
PNPN switching when device design permits
floating internal junctions
Properly specify electrical characteristics.
SHORT
Bulk short - phosphorous or boron spikes during
diffusion or dendritic growths caused by silicon
crystal imperfections and pinholes
1. Improve on process controls.
2. Thermal Bakes and Operating Life Tests.
3. Precap Visual Inspection per MIL-STD-883
(ref 34).
SHORT
Bulk short misalignment of diffusion patterns
1. Improve on process controls.
2. Maintain Visual Inspections during
processing.
SHORT
Interconnect metallization short - scratches, smears,
or unetche'd metallizations
1. Improve, photoresist and a luminum etching
procedures.
2. Improve operator handling during assembly.
3. Precap Visual Inspection per MIL-STD-883
(ref 34).
4. Passivate chip surface with silicon nitride or
pyrolytic glass.
SHORT
Metallization to silicon shorts - pinholes or
entrapped impurities.
I. Improve process controls.
13 2. Make parametric measurements.
3. Apply current limited, over-voltage to
confirm such anomalies.
SHORT
Metallization to silicon shorts
misalignment
metallization mask
1. Precap Visual Inspection per MIL-STD-883
(ref 34).
2. Improve on alignment procedures and
masks.
SHORT
Ball bond to silicon shorts - lead bond placement
too close to edge of silicon die
Bond pads positioned too close to edge of die
Poor scribing and/or dicing or poor alignment during
dicing
Bond made over steep oxide step (punches through
oxide)
1. Improve on design and layout of circuit on
die.
2. Improve on process control, i.e.. lead
bonds.
3. Precap Visual Inspection per MIL-STD-883
(ref 34).
4. 100% Electrical Tests.
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INTEGRATED CIRCUITS
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. Tests")
SHORT
Shorts between internal leads - outer lead shorted
to supply voltage terminal
I. Improve on chip orientation in design.
14 2. Improve on bonding techniques.
3. Precap Visual Inspection per MIL-STD-883
(ref 34).
SHORT
Shorts between internal leads • incorrect orientation
of die
1. Improve on assembly quality control
15 inspections.
2. 100% Electrical Tests.
3. Precap Visual Inspections per MIL-STD-883
(ref 34).
SHORT
Shorts between internal leads - sagging leads
1. Precap Visual Inspections per MIL-STD-883
(ref 34).
2. Vibration Tests per MIL-STD-883.
3. Shock Tests per MIL-STD-883.
SHORT
Shorts between internal leads - leads touch edge of
die
1. Operator training.
2. Precap Visual Inspections per MIL-STD-883
(ref 34).
3. Vibration Tests per MIL-STD-883.
SHORT
Shorts between internal leads - excessive lead
lengths/loops shorting to metal parts of
package.(i.e., cover)
1. Electrical Measurements at Pre-Burn-In.
2. Radiographic Inspection.
3. Improve design of package.
4. Utilize insulated cover or cover of'insulator
material.
SHORT
Extraneous conductive material - extraneous leads
or bonds
I. Improve process controls.
16 2. Precap Visual Inspection per MIL-STD-883
(ref 34).
3. Electrical Testing on 100% basis.
4. Radiographic Inspection.
5. Mechanical Stressing, i.e.. Vibration, Shock
or Centrifuge.
SHORT
Extraneous conductive material - free conducting 17,18,19,20,
materials 21
1. Improve process controls, i.e., alloy mount
process, use of laminar flow benches,
cleaning procedures.
2. Precap Visual Inspection per MIL-STD-883
(ref 34).
3. Radiographic Inspection.
SHORT
Extraneous conductive material - carbonized
material (lint, cotton etc.,) on surface of die
1. Inspect per MIL-STD-883, Method 2010.1
(ref 34).
2. Improve process controls and cleaning
procedures.
SHORT
Extraneous conductive material - excess flow of
eutectic during die attach
1. Improve process control on die attach.
2. Precap Visual Inspection per MIL-STD-883
(ref 34).
3. Radiographic Inspection.
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INTEGRATED CIRCUITS
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. Tests")
SHORT
Extraneous conductive material - loose particles due
to package sealing process
1. Improve process control, sealing techniques,
22 and/or equipment.
2. Radiographic Inspection.
3. Electrical Tests.
SHORT
Oxide anomalies - pinholes
1. Precap Visual Inspection per MIL-STD-883
(ref 34).
2. Improve process controls.
3. Temperature Cycling per MIL-STD-883.
4. 100% Electrical Tests.
SHORT
Oxide anomalies - cracks in oxide due to improper
oxide growing techniques or stresses in oxide
1. Slow cooling of slices after diffusion during
processing.
2. Visual Inspection at very high
magnifications.
3. Temperature Cycling per MIL-STD-883 (ref
34).
SHORT
External leads - formation of lead precipitates
between leads
23
1. 100% Visual Inspection-at precap and
external Visual Inspection points during
screening.
2. 100% Electrical Tests.
SHORT
Electrostatic discharge (MOS devices) -
punch-through
1. Provide adequate handling and testing
24 procedures.
2. Provide for diode protection during design
phase.
3. Provide for common ground of all test
equipment.
NOTE: Special MOS device handling
instructions are given in this 1C section.
SHORT
Diffusion anomalies
1. 100% Precap Visual Inspection per
25 MIL-STD-883 (ref 34).
2. 100% Temperature Cycling per
MIL-STD-883.
3. 100% Electrical Tests including temperature
tests.
OPERATIONAL DEGRADATION
Design deficiency • counter miscounts because of
oversensitivity to voltage variation
Electrical Tests at ambient and extreme
26,27 temperatures.
OPERATIONAL DEGRADATION
Flip-flop reset rates slowed in critical applications
the fix for open contact window metallization
slowed f/f reset rates from I /iSec to 3
I. 100% Electrical Tests of reset controls.
28 Note: device affected only in certain critical
applications.
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INTEGRATED CIRCUITS
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. Tests")
OPERATIONAL DEGRADATION
Excessively high leakage failure rates - overfritting
of glass during die bonding; glass extends up side
and onto chip surface
1. 100% Precap Visual Inspection per
29 MIL-STD-883 (ref 34).
2. 100% Electricals prior to shipment.
3. I50°C Bake for 168 hours with Electricals
before and after Bake. This is in addition to
100% Screens.
OPERATIONAL DEGRADATION
Loss of gain due to inversion - inversion of
 %N type
lateral transistor caused by use of phosphorous
glass passivation providing surface instabilities
30
100% Electrical Tests under temperature
conditions.
OPERATIONAL DEGRADATION
Nontriggering of monostable multivibrator - previous
mask changes by original manufacturer to correct
one deficiency affected output pulse fall-time to
extent it will not trigger in cascade
1. In critical cascade applications, the user
31 should evaluate impact of external Cx which
cannot be used due to this problem.
2. In applications where one monostable
multivibrator is used and where external Cx is
not depended on for pulse width extension,
this device may be used.
3. Critical usage applications should change
procurement documents to invoke tests which
will eliminate failures due to too large an
external capacitor Cs .
OPERATIONAL DEGRADATION
Oversensitivity to temperature variation - output
decreases to zero under temperature condition
(I40°F) - degradation caused by reaction of output
PNP lateral transistor reacting with plastic case
material
NOTE: The manufacturer acknowledged this
32 problem and has discontinued manufacturing
this type of case. Use of plastic cases for
space applications is not recommended.
OPERATIONAL DEGRADATION
Latch-up failure of linear output - failure caused
by: (1) damage to input circuitry as a result of
exceeding the positive common mode limit , (2)
exceeding the differential input voltage, and (3)
supply voltage polarity reversal - this causes
forward biasing of the isolation diode and shorts
the power supplies resulting in large surge currents
I. 100% Electrical Screens will invariably
33,34,35 detect these failures.
.NOTE: The following precautions should be
followed during assembly and/or test:
a) Ascertain good grounds and unwanted
transients during assembly (welding,
soldering, etc.) and test.
b) Assure power supply decoupling, short
ground'leads and shielded power supply
leads.
OPERATIONAL DEGRADATION
Numerous systems test failures - failures attributed
to the following: (I) cracked wafers, (2) foreign
material - photoresist residues,--(3) metallization
scratches, and (4) pyroceram voids in die to header
bonds
1. 100% Precap Visual Inspection per
36 MIL-STD-883 (ref 34).
2. 100% Radiographic Inspection.
3. 100% Electrical and Environmental Tests
per MIL-STD-883, Method 5004, Condition A
or B.
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INTEGRATED CIRCUITS
PROBLEM AREA/
Cause
ALERT SUGGESTED ACTION - SCREEN
ITEM (see "Screening Inspections and
NO. Tests")
OPERATIONAL DEGRADATION
J-K flip-flop fails under elevated temperatures but
returns to normal when at 25°C, room ambient
temperature - failures attributed to: (I) design
error - a missing n+ diffusion used for ohmic
contact to the n- type resistor tub associated with
the T inputs, and (2) surface inversion caused by
either bulk oxide or oxide surface contamination
which was production lot dependent
I. Redesign.
37,38 2. 100% Electrical Screen with the following
additional parameters to be checked:
a. Vcc to substrate leakage current: Vcc=
.4V, and I,eakage = 1.0 uA max.
b. Clear to substrate leakage current: Clear
=
 5V
- 'leakage = "-0 uA max-
c. High temperature 'inhibit' functional test:
for 48 hours with Ta = 125°C conditions:
Input J's = .8V, Clock = +2.4V Vcc = 5
V., Under conditions, Q must remain, at
logical T level.
OPERATIONAL DEGRADATION
Electrostatic discharge
1. Use sinks with lower susceptibility to static
39 charge build-up.
2. Use antistatic procedures during
manufacturing and grounding procedures
during testing.
OPERATIONAL DEGRADATION
Offset voltage drift
1. Manufacturer implement:
40 a. Vacuum oxidation photoresist removal and
clean-up.
b. Pre-aluminum gettering: deposit of
phosphor to entrap any ions that become
mobile under temperature and biased
conditions.
2. MIL-STD-883, Method 5004, Class A (ref
34), with 240 hours burn-in at I25°C and
computation of pre-post burn-in delta drifts
of offset voltage and currents.
EXTERNAL ANOMALY
Illegible identification - surface contamination prior
to marking causes nonsolvent resistance to tests per
MIL-STD-202, Method 215 (ref 2).
I. 100% Visual Inspection.
41 2. Screen for legibility of identification per
requirements, of MIL-STD-202, Method 215.
EXTERNAL ANOMALY
X-ray rejection - formation of intermetallics Au-AI
(gold-aluminum) because of overflow of gold-silicon
chip bond eutectic to aluminum bond on substrate
trace
1. 100% Precap Visual Inspection per
42 MIL-STD-883 (ref 34).
2. 100% Radiographic Inspection.
3. High Temperature Storage per :
MIL-STD-883.
4. Thermal Cycling per MIL-STD-883.
5. Shock, Acceleration, Variable Frequency
Vibration.
EXTERNAL ANOMALY
Misidentification
1. 100% screening per MIL-STD-883, Method
43,44 5004, Class A (ref 34).
2. Perform interim Electrical Tests at 25°C
prior to Temperature Bake to determine i
correctly marked devices.
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INTEGRATED CIRCUITS
ALERT SUGGESTED ACTION - SCREEN
PROBLEM AREA/ ITEM (see "Screening Inspections and
Cause NO. Tests")
EXTERNAL ANOMALY I. Do not conformal coal bases of DIP
Damage to package 45 packages.
2. Visual examination for glass-to-metal seal
problems.
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SCREENING INSPECTIONS AND TESTS
OBJECTIVE.
Screening of microcircuits has been standardized in the form of M1L-STD-883 (ref 34). This standard was generated to
establish standardized forms of screening tests applicable to integrated microcircuits. Reliability of devices destined for
space- flight and/or avionics usage requires extensive controls and tests to eliminate infant mortality failures and assure a
reliable end product.
The following discussion briefly describes the various screens in their logical sequence as required by the different classes
of screens shown in Method 5004 of MIL-STD-883. The failure mechanisms normally weeded out as a result of the test
are also noted.
1. PRECAP VISUAL INSPECTION — MIL-STD-883, METHOD 2010, Conditions A and B (ref 34)
Purpose. This inspection is designed to eliminate failures due to workmanship anomalies before the device is
sealed. It ensures that the internal components of an integrated circuit as listed below are within the design
constraints of the device.
Procedure^ The inspections performed on monolithic and hybrid integrated circuits are normally sequenced just
prior to the lid sealing operation. Devices to be examined are placed on firm fixturing devices in order to
prevent any damage during the handling and inspection. Optical microscopes capable of the desired magnifications
(IOCX and 45X or greater) are utilized with the appropriate illumination. Inspection is based on two magnifications,
i.e., IOOX minimum for all anomalies associated with the chip surface and 45X minimum for all anomalies
associated with the over-all interior of a monolithic 1C package or associated substrate circuitry of a hybrid circuit.
Criteria used for rejection will be based on the choice of Test Conditions A or B. Test Condition A provides a
rigorous and detailed procedure for internal visual inspection intended for high reliability monolithic or hybrid
microcircuits.
Characteristics Inspected:
Monolithic 1C
Package — exterior and interior
Package leads — damage, corrosion, plating, and finish
Chip bonding — eutectic or noneutectic, flatness, and adequacy of bond
Wire bonding — thermocompression ball bonds, ultrasonic bonds (gold and aluminum), stitch bonds,
wedge bonds, parallel gap welds, and lead dress
Chip surface — diffusion anomalies, silicon dioxide anomalies (e.g., voids, pinholes), metallization
anomalies (e.g., unetched metal, smears, voids, scratches), and general workmanship characteristics
(e.g., freedom from etchant strains, polymeric residues, and foreign material conductive or nonconductive)
Effectiveness. The effectiveness of a precap visual inspection to established criteria found in MIL-STD-883,
Method 2010, Conditions A or B, cannot be overemphasized. The rejection of anomalous devices accounts for
the greatest ratio of rejections over the whole span of processes an integrated circuit undergoes. Precap visual
inspection, when properly conducted and on a 100 percent basis, eliminates most failures commonly found in the
"infant mortality" section of a reliability "bathtub" curve.
2. STABILIZATION BAKE — MIL-STD-883, METHOD 1008 (ref 34)
Purpose. This test is performed at elevated temperatures indicated by the choice of a test condition letter
pertinent to the required temperature. Its purpose is to determine effects of elevated temperature on microcircuits
with no electrical stresses applied. Forty-eight hours duration is normally specified but not necessarily limited to
this figure. The test is applicable to Classes A, B, and C of Method 5004.
17-13
Effectiveness. This' test method serves as an effective screen for devices having the following failure modes/
mechanisms: ' • ' . ' ' •
a. Degradation of junction characteristics due to contamination.
b. All oxide and diffusion anomalies, such as mask misalignment, masking flaws, oxide pinholes, oxide voids,
nonuniform thicknesses of oxide, and improper doping levels of active or passive elements.
c. Contamination effects from etchant residues and photoresist residues.
d. Metallization problems such as improper alloying temperatures or time, misalignments of metallizations,
contamination, and separation.
e. Lifted or cracked dies.
f. Lifted lead bonds and plague formations at bonds.
g. Inversion or channelling.
h. Hermeticity failures as a result of faulty glass-to-metal seals.
3. THERMAL SHOCK — MIL-STD-883, METHOD 1011 (ref 34) •
Purpose. This test exposes components to sudden extreme temperature changes. The resistance of the components
to sudden temperature variations is verified following the test by visual inspection for damage such as cracking,
opening of terminal seals and case seams, and permanent change of operational electrical characteristics as
determined by post test measurements, or by die separation.
Procedure^ Specified choice of test condition letters of this method, determines choice of extreme temperatures
to be used. Apparatus used consists of temperature controlled baths of suitable liquids held at the 'specified
temperature extremes and in close proximity to one another to facilitate specified transfer times between fluids.
The devices tested are immersed in the high temperature bath for a specified period of preconditioning then
transferred to the cold temperature extreme bath and held there for 5 minutes before being transferred back to
the high temperature bath and again held at this high temperature for 5 minutes. Transfer time shall not exceed
10 seconds. Unless specified otherwise, the total number of cycles used shall be 15 cycles. One cycle consists
of transfer from hot to cold then back to the hot bath. This test is required of Class A screening only.
Effectiveness. Thermal shock tests induce stresses on bulk silicon, metallization and its interfaces, and bonding
agents. The marginal failures which would normally pass other tests invariably fail a thermal shock test, providing
the appropriate shock temperature ranges are invoked. This test would weed out mechanically poor wire bonds
(thermocompression and/or ultrasonic), cracked silicon chips, potential crystal dislocation failures, weak bonds
caused by intermetallics, microcracked contact window cutouts (metallization separations), improperly bonded chip,
and improper lid seals.
4. TEMPERATURE CYCLING — MIL-STD-883, METHOD 1010 (ref 34)
Purpose. Like Thermal Shock, this test subjects devices under test to extremes of elevated temperature. Unlike
Thermal Shock, the apparatus used involves twin temperature chambers where the temperatures therein are
maintained within the specified tolerances of the temperature extreme. This test determines the effect of device
exposure to the specified temperature extremes and their resistance to its effects are verified by visual examination
for delamination of finishes, cracking and/or crazing of the packages, damage to case seams and terminal seals,
and permanent electrical characteristic changes.
Procedure. Samples are placed in the cold temperature chamber and allowed to stabilize for 10 minutes after
which they are transferred to the high temperature chamber going through a'room ambient temperature region.
The transit time through the°25°C region shall not exceed 5 minutes. The duration of stabilization in the high
temperature chamber is 10 minutes, following which, the devices are again transferred 'to the 25°C region and
remaining in the 25°C region no longer than 5 minutes. The foregoing constitutes one cycle and unless specified
otherwise, the test is run for ten cycles. The temperature extremes are specified by the choice of a test condition
letter.
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Effectiveness. This test serves as an effective screen for the following failure modes/mechanisms and especially
for all aluminum metallization systems:
a. Chip: cracks in chip, chip-outs and contamination, degradation of characteristics, and chip separation
K Passivation: pinholes, voids
c. Diffusion anomalies: masking misalignments, faulty masks, contamination effects, and faulty doping of
active/passive elements
d. Chemical contamination: results of etchant residues or photoresist residues
e. Metallization anomalies: opens, near opens, potential shorts, intermittent shorts, scratches, pinholes under
metallization, corrosion effects, thin metallization (especially over oxide steps), separation at steps, and
improper alloying due to temperature or time
f. Wire bonds: lifted bonds, contaminated bonds, and cracked bonds
5. MECHANICAL SHOCK — MIL-STD-883, METHOD 2002 (ref 34)
Purpose. This test determines the capability of electronic components to withstand suddenly applied, moderately
severe mechanical shocks or stresses as a result of abrupt changes in motion produced by rough handling during
transportation or at rocket ignition. Damage to internal elements may occur or permanent changes to the operating
characteristic may result.
Procedure. The devices under test are rigidly mounted on a level and sturdy shock test apparatus with adequate
protection from damage for the device leads. Selection of a test condition letter determines the shock level
required. Unless otherwise specified, the device is subjected to 5 blows of pulse duration between O.I to 1.0
msec in two directions of each of three axes. The g force level pertaining, would be Condition B and is 1.500
g level (peak).
Effectiveness. This test effectively eliminates devices with the following potential anomalies:
a. Improper lead dress
b. Inadequately bonded wire bonds
c. Inadequately bonded chip bonds
d. Mobile contaminant particulates
e. Intermittent opens
f. Cracked substrates
g. Inadequate lid seals
Defectives are detected by subsequent electrical testing. X-rays and/or hermetic seal tests.
6. CENTRIFUGE OR CONSTANT ACCELERATION — MIL-STD-883, METHOD 2001 (ref 34)
Purpose. This test is used to determine the effect of a centrifugal force on components of a microcircuit device.
Various types of structural or mechanical weaknesses are brought to light and which are not normally detected
in shock or vibration tests.. It is an excellent test to eliminate devices with less than nominal mechanical strengths
in the internal metallization system, lead systems, chip and substrate attachments, and lid seals.
Procedure. Test Condition letter chosen, specifies the g stress level of the test. Devices under test are securely
mounted in their specified axis in a test fixture. The Y, axis is normally used and the duration of centrifugal
acceleration of 20kg, is usually one minute.
Effectiveness. This test effectively screens out devices with inadequate lead dress, wire bonds, die bonds,
substrate bonds, cracked substrates, and lid seals.
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7. HERMETIC SEAL TESTS — MIL-STD-883, METHOD 1014 (ref 34)
Purpose. This test determines the effectiveness of the seal of devices under test. Its purpose is to weed out
cavity devices with potentially defective seals which show up as latent failures when exposed to moisture or
gaseous contaminants.
Procedure. This test involves the use of two test methods for fine leaks and two test methods for gross leaks.
FINE LEAK:
Test Condition A — Tracer Gas (helium) Fine Leak. The devices under test are pressurized in an
helium atmosphere for a period of time and pressure specified in the test specification. They are then
removed to an evacuation chamber where a vacuum is applied and the leak is measured through use
of a mass spectrometer.
Test Condition B— The. devices are placed in a radioactive tracer gas (krypton-85) activation tank
which had been. previously evacuated to a 0.5 mm Hg level. The devices are then subjected to a
minimum of 5 atmospheres absolute pressure of krypton-85/dry nitrogen mixture for a minimum of 12
minutes, actual pressure and soak time shall be predetermined by a mathematical formula given in
MIL-STD-883. Following pressurization, the krypton-85/dry nitrogen mixture is evacuated back to
storage until a 0.5 mm Hg vacuum exists in the activation tank. The tank is then backfilled with air
(air wash). The devices are then removed from the tank and leak tested within 4 hours after removal
with a scintillation crystal-equipped counting station. The actual leak rate of the component is then
calculated with an equation per Method 1014 of MIL-STD-883.
GROSS LEAK:
Test Condition C — Fluorocarbon Gross Leak. This test involves the use of two steps. Step No. I
checks for leak rates g 10"' atm/cc/sec, and consists of an immersion test in fluorocarbon FC43 held
at I25°C. The leak will be indicated by a single bubble or a stream of bubbles emanating from the
body of the device.
Step No. 2 subjects devices under test to a vacuum purge where I torr of vacuum pressure is applied
for I hour. Then, without breaking the vacuum condition, the devices are immersed in a bomb fluid
FC-78 and pressurized for 3 hours at either 90 psig or 50 psig, dependent on internal cavity size. The
pressure is removed at the end of this time and the devices are retained in the bath until ready for
the next phase of the test. The devices to be tested are removed singly from the bath and dried for
3 minutes, then immersed in the indicator fluid FC43. Leakers are identified by an emanated stream
of bubbles or a single bubble.
Test Condition D — Penetrant Dye Gross Leak. Devices tested to this condition, are subjected to a
pressurization in the fluid for 2 hours at 100 psig minimum. Thereafter, they are removed and washed
in a cleaner like acetone or trichloroethylene followed by an alcohol rinse. They are then examined
under 7X to 20X magnification using an ultraviolet light. Evidence of dye penetration to package
cavity constitutes a leak failure.
Effectiveness. This test eliminate devices with defective seals between lid and package or between external leads
and package. Defective glass seals or metal-to-metal, or metal-to-glass seals will be indicated as either a fine leak
or a gross leak dependent on the size of the leak.
8. BURN-IN SCREEN — MIL-STD-883, METHOD 1015 (ref 34)
Purpose. Devices subjected to this screen are operated under specified test conditions and temperature. Devices
with inherently weak electrical and/or mechanical characteristics are eliminated as evidenced by failures following
post-burn-in electrical measurements.- Time and temperature dependent'failures* are'accelerated when subjected to
an appropriate Power Burn-In screen.
Procedure. Selection of a test condition letter (A through E) determines one of five potential stresses with or
without elevated temperature. Operational ac power testing similar to Test Condition E with or without temperature
has been found to be most successful in eliminating time/temperature dependent failures. Pre- and Post-Burn-In
electrical measurements must be specified. Unless otherwise specified, the test duration for Class A screen is
240 hours and that for Class B screen is 168 hours.
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The five test conditions allow for the following stresses:
a. Condition A — Steady state, reverse bias
b. Condition B — Steady state, power
c. Condition C — Steady state, power, and reverse bias
d. Condition D — Parallel excitation
e. Condition E — Ring oscillator
Effectiveness. This test is effective in eliminating the following anomalies:
a. Metallization: devices having potential shorts, intermittent shorts or opens, near opens or shorts as a result
of scratches or voids in metallization, near shorts caused by pinholes under the metallization, and corrosion
of metallization.
b. Crystal defects: dislocations, irregular surfaces, cracked chip, diffusion anomalies, pinholes through oxide,
contamination because of residues, and improper doping levels.
9. RADIOGRAPHIC INSPECTION — MIL-STD-883, METHOD 2012 (ref 34)/NHB 5300.4(3E)(ref 35)
Purpose. The purpose of this test is to detect internal defects within the microcircuit such as loose extraneous
wires, solder extrusions, improper interconnecting wires, die mount integrity, and lid sealing surfaces.
' Effectiveness. This test effectively eliminates defects normally occurring following lid seal, e.g., solder extrustions
or mobile conductive particles. It also brings to light defects inherent in the process not visually detectable, e.g.,
die mount adhesion. Defects missed by visual examination are found through X-rays only if the material is not
impervious to X-rays. Silicon and aluminum will not be visible on X-rays.
10. SCANNING ELECTRON MICROSCOPE METALLIZATION INSPECTION — GSFC-S-3I1-P-I2A (ref 36)
Purpose. The purpose of this inspection is to assure the acceptable quality of metallization on integrated circuits,
hybrid microcircuits, transistors, and other thin film devices. It should be noted that the current issue of the
MIL-STD-883 does not accommodate usage of the above inspection nor of its specification.
Effectiveness. This inspection is performed during wafer fabrication processes immediately after metallization
deposition and etch. It assures the acceptability of the metallization as a result of batch processing. It also
assures the integrity of metallization on devices specifically at contact cutouts and at locations where oxide steps
may be too steep to allow for even evaporation of the metallization at the step. In addition, this inspection
eliminates faulty metallization as a result of microcracking, over or under etching, and metallization peeling. .
Inspection is performed on a lot acceptance sampling basis and is delineated in the referenced specification
originated by Goddard Space Flight Center.
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DESIGN AND PRODUCTION CONSIDERATIONS FOR DIODE-
TRANSISTOR-LOGIC (DTL) INTEGRATED CIRCUITS
General. The Diode-Transistor-Logic devices offer the following advantages:
1. Moderate speed: 10 to 80 nanoseconds
2. Good noise immunity
3. Low noise generation
4. High degree of logic flexibility
5. Relative economy
Assembly Flow. A typical DTL integrated circuit (Figure 17-1) and a typical assembly flow (Figure 17-2) are presented
in the following pages. In Figure 17-1, the symbols located around the die periphery depict the die active elements and
the various inputs and outputs with pin locations. These may be referenced to the schematic (Figure 17-IA). Figure
17-2 depicts a step-by-step process flow from wafer polishing to the finished product.
Controls. To assure a high reliability end product, various rigid controls and checks are instituted throughout the
processing. The critical processes with their attendant potential problems are so indicated by the accompanying key to
the problem codes found on the foldout in the Appendix. <,,
Tests. Various environmental and electrical tests are part of the process flow. These tests are necessary to assure
stability of the various parameters and also as a check of the various preceding process controls.
Screens. Reliability screening follows the completion of alt manufacturing processes. These high reliability tests follow
the sequence delineated in MIL-STD-883, Method 5004 (ref 34) for the various classes of reliability. The hi-rel screening
serves an important function by eliminating potentially weak or marginal operating devices commonly termed as infant
mortality failures. Reliability screening commences with 100 percent Pre-Seal Visual Examination and on through final
external examination. It includes Power Burn-In for a minimum period of 168 hours and in some cases, High Temperature
Reverse Bias Burn-In for 72 hours minimum with delta criteria invoked.
Typical DTL. A typical DTL ceramic flatpack consists of the 1C monolithic silicon chip with aluminum metallization.
This chip is glass-frit mounted in the ceramic package (Al,03 90%) and hermetically capped with a similar material.
Wiring between the chip bonding pads and the lead frame (Alloy 42) is accomplished through the use of 0.001 inch
aluminum wire (Al 99%, Si 1%) ultrasonically bonded at both terminations.
TYPICAL DTL INTEGRATED CIRCUIT DESIGN (Figure 17-1)
ITEM NAME MATERIAL OF CONSTRUCTION
Wafer Silicon
Aluminum Metallization Aluminum 99.999%
Gold Charge Gold 99.999%
Lead Frame Alloy 42
Base A'jO}
Aluminum Wire Interconnects Aluminum 99%, Silicon 1%
Cap A1203
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Figure 17-1. Typical DTL Integrated Circuit
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Figure 17-1'A. Typical Schematic Diagram - DTL
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FLOW DIAGRAM
MATERIAL MANUFACTURINGMATERIAL OPERATION
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RELATED PROBLEM CODES(see foldout In the Appendix)
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Figure 17-2. DTL • Typical Assembly Flow with Related Problem Codes
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FLOW DIAGRAM
MATERIAL MANUFACTURINGOPERATION
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RELATED PROBLEM CODES(see foldout in the Appendix)
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Figure. 77-2. DTL - Typical Assembly Flow with Related Problem Codes
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DESIGN AND PRODUCTION CONSIDERATIONS FOR IRAN-
SISTOR-TRANSISTOR-LOGIC (TTL) INTEGRATED CIRCUITS
General. Transistor-Transistor-Logic or TTL is a later development of the logic system technology. It utilizes the silicon
planar epitaxial manufacturing technique and as such is somewhat similar to Diode-Transistor-Logic technology of the
preceding section. This TTL section presents the differences in the two technologies and circuit/process dissimilarities.
The potential problem areas related to the manufacturing sequences and keyed to the problem codes (see Appendix) are
incorporated.
Design Advantages. The speed/power advantages of the TTL integrated circuit are optimized in the family of devices
available. The inherent advantages of the saturated logic and monolithic semiconductor technology provides for improved
performance in these devices where transistors are used instead of diodes and resistors in the circuit. Fluctuations in
currents are buffered by the use of transistors and improved performance results. The use of multiple emitters in the
input transistor replaces the conventional input diode and the active pull-up at the output eliminates slow rise times
which are common to passive pull-ups.
The TTL family of digital logic offers the following advantages:
Approximately 100 distinct logic functions to choose from :
Three compatible performance ranges, i.e., 54/74 standard power, 54H/74H high power, and 54L/74L low power
High speed — typical delays of 10 nsec
High dc noise margin
Low output impedance provides low ac noise susceptibility
Low power dissipation
High fan-out capability
Compatible with other current-sinking logic devices — DTL or other TTL
Basic Construction. The basic TTL gate on a monolithic silicon chip consists of a diffused multiemitter input transistor
and its associated current gain drive circuitry. The multiemitter transistor .and the other drive transistors are fabricated
by diffusing an isolated collector region. The base region is then diffused into this collector region and the several
emitter regions are diffused as separate areas within the base region. Between diffusions, there are repetitive steps
consisting of oxide growth, masking, etching, isolation, deposition, then diffusion.
The conducting paths in this TTL integrated circuit are accomplished by use of deposited metals, i.e., molybdenum-gold.
Gold wires (.001 inches diameter) are then utilized for external connections through use of thermocompression gold ball
bonds and wedge bonds.
Isolation of individual elements,and circuits is achieved through use of reversed biased junctions. This method of
isolation is adequate for many applications, is easier to fabricate, and is the most common isolation method employed in
volume production lots.
The TTL chip of this typical sample is eutectically bonded within a metal5 package which is hermetically sealed
(solder-sealed) at completion of the wire bonding operation, and the various cleaning and visual inspections.
Controls. The various rigid process controls necessary in the production of the DTL and other integrated circuits are
again necessary in producing high reliability TTL. Reliability screening is included in the typical manufacturing process
flow which follows. The 100 percent screening commences with precap visual inspection and includes environmental and
electrical tests, 240 hours power burn-in, X-ray and final visual inspections.
Assembly Flow. A typical TTL integrated circuit (Figure 17-3) and a typical assembly flow (Figure 17-4) are presented
on the following pages. In Figure 17-3, the symbols located around the die periphery depict the die active elements and
the various inputs and outputs with associated pin locations. These may be referenced to the schematic (Figure 17-3A).
Figure 17-4 depicts a step-by-step process flow from wafer polishing to the finished product.
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TYPICAL TTL INTEGRATED CIRCUIT DESIGN (Figure 17-3)
ITEM NAME MATERIAL OF CONSTRUCTION
Wafer Silicon
Die Metallization Sputtered gold with evaporated molybdenum and platinum
Lead Frame • Gold plated Kovar
Package
Top and Bottom Gold plated Kovar
Sides Gold plated Kovar with Type 7052 glass feed-through
Wire Interconnects Gold wire, I mil
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Figure 17-3. Typical TTL' Integrated Circuit
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•8 2C
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V
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GROUND
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1 1A
Figure 17-3A. Typical" Schematic Diagram - 7TI
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FLOW DIAGRAM
MATERIAL
Epitaxial slice _
Boron
Boron
Boron
Phosphorous ___
Moly-Gold
Headers
MANUFACTURING
OPERATION
Oxidation
CRITICAL PROCESS
Isolation mask and etch 1 — Alignment and etch time
Isolation, diffusion, and
deposition
P+ mask and etch
I
P+ deposition and diffusion
|
Base mask and etch
|
Base deposit and
diffusion
1
Emitter mask and etch
1Emitter deposition and
diffusion
1
Contact mask and etch
1 ' 1
Sintered platinum deposit
Mo sputter - Au evaporation
• 1
Metal etch and alloy
Purity of material and
time/temperature controls
— Alignment and etch time
Purity of material and
time/temperature diffusion
— Alignment and etch time
Purity of material and
time/temperature diffusion
— Alignment and etch time
Purity of material
time/temperature diffusion
— Alignment and etch time
••
— Etch time and alloy temperature
Electrical probe \- ™£* parameters and tolerances
Scribe and break |— Scribe alignment and cleavage
V-»J Bar mount, hot (scrub) 1— Temperature and motion and
Preforms / I 1 plpanllnnsa nf header
Gold Lead Wire_
Lids
1 "" — 1Ball bond lead
|
Precap visual (40X and
100X)
I
Seal (stitch weld)
— Pressure and temperature of bonder
— Per requirements of MIL-STD-883,
Method 2010, Cond. A.
inertness of sealing chamber
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
C7
AS;
C4
A7.8
A7.8
A7,8
A7.8
A7.8
A7,8
A7.8
A7.8;
C5
A4;
C6
A4,6
C5
A 1-9;
Cl-7
Cl.4,5,7
C2
Bl-9
all
SHORT
II
A4-7
A5.6.7
AS, 6, 7
AS, 6, 7
A5,G,7
AS, 6, 7
AS, 6, 7
AS, 6, 7
AS, 6, 7
AS, 8, 9;
C2
A2, 3, 5,
9, 10;
C2, 7
A 1,2, 3,
7,9;
Cl,2
A(all);
Cl-4,7
A9, 11
A 12
Bl-8
all
B4;
C7;
D1.3
PAR
DEV
in
D
D
D
D
D
H
H
A-L
G
G,H
MECH
ANOM
rv
G.H
E
Figure 77-4. TTL • Typical Assembly Flow with Related Problem Codes
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FLOW DIAGRAM
MATERIAL MANUFACTURING rRiTirAI PROPFSSOPERATION CRITICAL PROCESS
T
Stabilization bake 1 — Eliminates surface instabilities
1
Thermal cycle and
centrifuge
1
Fine leak
1
Electrical test 25°C,
125°C. -55°C
1
Gross leak
1
Mark
1
X-ray
1
Record data, burn-in and
re- record data
.
Electrical test 25°C,
125°C. -55°C
1
Q.A. electrical test
1
Visual examination and
clip leads
Fine leak
1
Q. A. hermeticity test
1
Packing
1
Q.A. final external
inspection
Ship
— Eliminates weak bonds
— Checks hermeticity
Assures design specifications and
operation at temperature extremes
— Checks hermeticity
Lead No. 1 orientation mark and
part identification are critical
Checks cavity and lid seal
integrity
Double checks stability of previous
measurements
— Quality audit
— Seal integrity
This checks glass-to-metal seals
at lead egress from metal package
and lid seal
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
B1.3;
Cl.2,3
all
B6
all
all
SHORT
II
A7,8,9,13
B2,3,4,8;
C3.7;
Dl. 3.4
D3
'A (all);
B(all);
C(all);
Dl.2.4
D3
A9, 12;
B2,4,8;
C5.6.7
Dfall^
A (all);
B(all);
C(all);
Dl.2.4
A (all);
B(all);
C(all);
Dl.2.4
D3
D3
PAR
DEV
in
A,B,C,
F
K
all
all
all
MECH
ANOM
IV
C,D, E
E
B.D.H
E
A,B
F,H
B,D,H
B.D.H
all
E
E
C
A.B.D
Figure 17-4. TTL - Typical Assembly Flow with Related Problem Codes
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DESIGN AND PRODUCTION CONSIDERATIONS FOR LINEAR
INTEGRATED CIRCUITS
General. The design of linear circuits involves the selection and interconnection of an optimum combination of active
and passive components to accomplish a signal-processing function with maximum efficiency and minimum cost.
Linear integrated circuits achieve this objective through use of simultaneous fabrication techniques and interconnections,
and the effective use of transistor and diode elements to substitute for inductive- and capacitive reactances. The
improvement of an already existing technology or technique, rather than use of radically new processes, has led to the
current state-of-the-art proliferation of linear circuits. The introduction in 1965 of the 709, the first monolilhically
constructed integrated circuit amplifier, has led to today's wide acceptance of the Linear Operational Amplifier, the most
versatile amplifier in the linear integrated circuit field. It will not be possible to delve into all of the technical and
application considerations; however, in the linear integrated circuit field current technology generally employs the six-mask
silicon, planar epitaxial fabrication techniques not unlike those utilized in the fabrication of DTL/TTL digital integrated
circuits. .
Linear integrated circuits, by virtue of the wide variety of design requirements, fall into two general categories (I) general
and widely accepted circuit configurations which lend themselves to a wide variety of circuit applications, in addition to
being readily adapted to monolithic construction to warrant large volume production, and (2) customized circuit configu-
rations for multiple circuit application in specialized high usage areas such as chroma demodulators, IF strips, oscillator
circuits, etc.
It is the intent of this section to cover the first category of linear circuits which are readily available off-the-shelf but
built as high reliability screened devices.
Design Advantages and Considerations. This discussion will comment on design advantages in a general way due to the
multitude of designs. Considerations in design will be addressed specifically to that work horse of the linear field, the
Operational Amplifier.
The design advantages in the linear migrated circuits are self evident in the monolithic construction of these devices.
The availability-of linear integrated circuits in their various package configurations allows a designer a wide choice of
packaging. The current lowered cost due to volume- production of linear integrated circuits are welcome advantages.
The not so evident advantages in the fabrication of linear integrated circuits result because the size (generally 45 to 55
mil square die) allows for batch processing of wafers, thus better process control on a large volume of similar devices.
This in turn requires standardization of processing techniques, testing equipment, higher reliability, and improved quality
controls. The design of the circuitry on the chip (because of the monolithic construction) allows for synthesis of
electronic functions, optimization of active components, matching of component parameters, and better control of thermal
effects by judicious placement of temperature sensitive components.
The 'operational .amplifier, basically a very high-gain dc coupled amplifier using either external or internal frequency
compensation and external feedback for control of response characterisitcs, employs three circuits dc coupled together.
The input buffer, amplification, and output stages are designed for specific applications due to the impossible task of
designing a universal operational amplifier to meet all criteria. Certain designs favor certain parameters like high frequency
gain application at the expense of other performance criteria. Some' designs favor higher dissipations at lower frequency
gain, and some favor higher input impedances of FET inputs at the risk .of higher leakages, hence the necessity for
additional circuitry to offset the high leakage.
The input stage usually comprises a differential amplifier stage cascaded push-pull to a second stage for amplification.
This buffer stage makes the circuit operation insensitive to variations in gain of the various transistors. The final stage
or output stage utilizes Class "B" amplification to reduce quiescent current consumption.
In order to reduce the use of high value resistors for collector loads and base resistors, which in turn requires greater
diffusion area, active collector loads and pinch resistors are used. These active collector loads are particularly effective
with the low collector currents below 20 microamps. The active collector loads are essentially current sources and permit
low current operation without large resistance values. Their use simplifies operational amplifier design while increasing
impedance levels and reducing power consumption. They also provide for operation over a much wider range of voltages,
offering high gain with very small voltage drops which is conducive to large linear voltage swings. Additionally, the use
of active collector loads allows for higher gain per stage, hence fewer stages need be used. The design goal in designing
the input stage would be to assure the dc bias levels at the input and the output are equal. This becomes a necessity
to insure that the external feedback loop network connected between the input and output stages does not upset either
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the differential or the common mode dc bias. The use of dual power supplies in most operational amplifier applications
also mandate the establishment of a standard supply value for which both the input and output bias levels will be at
zero voltage potential with respect to circuit ground.
The use of supergain transistors in the input stage of the amplifier can provide better than one order of magnitude
improvement in the input current specification of monolithic operational amplifiers. Because these transistors operate at
zero collector-base voltage, temperature leakage currents do not show up on the input. Due to their susceptibility to
leakage currents under temperature conditions, and the fact that PET transistors cannot be operated without gate junction
voltage, the supergain transistors are preferred over the PET inputs. Furthermore, matched pairs of supergain transistors
exhibit typically low offset voltages of 0.5 millivolts and temperature drifts of 2 microvolts per degree centigrade compared
with 40 millivolts and 50 microvolts per degree centigrade of the field-effect transsitors.
Temperature compensation within an operational amplifier poses some problems in the design of these circuits. Operation
of an amplifier over a wide temperature range without appreciably affecting its characteristics is being achieved today in
various operational amplifier designs. Design of amplifiers which have the characteristics change in a predictable way is
also possible. Operation of integrated circuits so that they become insensitive to temperature is achieved through balanced
configurations so that only matching of component parts is important. Due to the proximity of active devices on an
integrated circuit chip, this close matching is relatively easy to achieve. The operation of some parameters must remain
constant over the operating temperature range, e.g., the reference voltage for a regulator or the gain of a sense amplifier.
This prediction of the VBE over a temperature range can be determined through the known drift over temperature at a
known current. This is another technique utilized by the integrated circuit manufacturers in optimizing designs.
Basic Construction. A typical integrated circuit operational amplifier is shown in Figure 17-5. This is either a LM10IA
or LMI07, the difference between the two being the compensation capacitor for internal compensation used in the
LM107.
The basic construction utilizes the basic 6-mask diffusion, photochemistry, metallization, and planar epitaxial technique;
not unlike that found in the manufacture of the TTL and DTL devices described earlier.
Extreme care is used in the design of these operational amplifiers, especially in the design of the input and output
circuitry to prevent latch-up problems that were so prevalent in the earlier 709 operational amplifiers. Metallization
problems as a result of steep oxide steps are also-prevented through the use of heated substrates, sloped oxide steps,
and planetary dome rotation metallization depositions.
The integrated circuit chip, following scribing and visual examination, is mounted eutectically on metal headers (TO-99 or
TO-100 metal cans). Wiring schemes are predominantly aluminum wires to aluminum chip surface metallizations. The
bonds are achieved through ultrasonic bonding methods at both the chip bonding pads and the posts, or package lands
(dual-in-line or flatpack devices).
^
Following assembly of the package header, but prior to sealing, a thorough precap visual examination is made of the
device. For high reliability devices, it is imperative that this be conducted on a 100 percent basis in accordance with
the requirements of MIL-STD-883, Method 2010, Condition A (ref 34). The devices are capped or sealed following a
final cleaning step. Sealing is performed in an inert atmosphere to keep out contaminants and moisture. Extensive
electrical testing under ambient and temperature extremes are then performed. Devices meeting the designed temperature
range of -55°C to I25°C are categorized as full military temperature range devices, and those meeting lesser temperature
extreme limits are relegated to either the industrial temperature range of -25°C to 85°C, or to the commercial temperature
range of 0°C to 70°C. Only the full military temperature range devices are recommended for space flight applications.
Controls. The process and design controls normally found in the manufacture of high reliability digital devices are also
required for the manufacture of linear integrated circuits. The difference between the two may lie in the design constraints
necessary due to the complexity of the linear designs. In the digital devices the circuits are much simpler and are
repetitive on any single chip, whereas on the linear devices various techniques are employed to produce the nearest
equivalent to an ideal operational amplifier, i.e., infinite input impedance, zero offset currents and voltages, infinite open
loop gain, and minimum output impedance; coupled with the desired short circuit proof innovations at input and outputs
and latch-up prevention techniques. Linear devices, because of their linear transfer functions, are utilized in a variety
of designs and applications. The multitude of designs necessitate extensive parameter testing over various temperature
ranges. Testing of linear devices thus becomes highly sophisticated by calling for advanced state-of-the art instrumentation
together with speed and accuracy. It can be said that the testing of linear devices involves more repetitive tests per
device than for digital devices.
Screens. High reliability screening folk - the procedure outlined in MIL-STD-883, Method 5004, Class A (ref 34). It
commences at precap visual examination ane continues through the various environmental and electrical tests of Method
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5004. Power burn-in is performed in accordance with the optional methods outlined in MIL-STD-883, Method 1015.
Dynamic burn-in, as opposed to static application of power to the device, is the preferred burn-in method. Burn-in for
linear devices, unlike digital devices, requires a minimum of 240 hours at I25°C. Pre- and post-burn-in electrical
measurements are made with delta drift computation of selected parameters (input offset voltage, input offset current,
and small signal voltage gain) being a mandatory feature.
Assembly Flow. Figure 17-6 depicts a typical assembly flow for the manufacture of an internally compensated operational
amplifier (LMI07). It follows a methodically sequenced set of operations, from wafer sizing and polishing to final test,
inspection, and shipping.
TYPICAL LINEAR INTEGRATED CIRCUIT (Figure 17-5)
ITEM NAME MATERIAL OF CONSTRUCTION
Chip to Header -Bond Gold-silicon inlermetallization
Seal Glass
Stand-off Ceramic-alumina
Leads Kovar, gold plated, MIL-STD-1267, K (ref 6)
Header Kovar, gold plated
Wafer Doped silicon with phosphorous doped silica glass passivation on top
and mounted via a gold preform on base
Interconnect Aluminum with 1 percent silicon
Metallization (not shown) Aluminum, 99,99 percent
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Figure 17-5. Typical Linear Integrated Circuit
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Figure 17-5A. Jypical Schematic Diagram - Linear Integrated Circuit
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MATERIAL *
FLOW DIAGRAM .
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RELATED PROBLEM CODES
(aee foldout'ln the Appendix)
OPEN
I
CT
C4
C7
A7.8
A7.8;
C7
A7
A7
A4
AS
A4
A1.5
Cl
Cl,2
B(all)
all
Bl,
Cl.2.3
all
all
B6
SHORT
n
A4.7
A7
A4.8
A5.6
A6 ,
A3, 4, 5
A6
AS
AS
A2.5;
C2
Al-11,14
All;
C7
AS, 12;
C4.7;
Dl
B(all)
all
D2,3
A9;
B2,3,8;
C5,7
D3
all
all
A9;
BS;
C5.7;
D1.3
D4
PAR
DEV
HI
A.B
I
A.B
H
A.B.D
A.B.C.D
A-F
G,H
A,B,C
F
A-F
A-F
A, B.C.
D.E.F,
K
MECH
AMOM
IV
D,E
C,D
C,D,E
B,D
B,D
F
A.B.C,
D.E.O,
I
Figu e 17-6. Linear Integrated Circuit • Typical Assembly Flow with Related Problem
Codes
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FAILURE ANALYSIS TECHNIQUES FOR DTL, TTL, AND LINEAR
INTEGRATED CIRCUITS
Failure analysis may take various forms dependent on the extent of the failures, but invariably consists of a set procedure
as noted on the following flow diagram. The success or failure of an analysis is strongly dependent on the method of
approach and the sequencing of nondestruct methods before that of a destructive nature. The degree of investigation is
determined by the complexity of the failure and the analysis is terminated when the failure mechanism is located, or
sufficient information is derived so-as to generate corrective action or preventive steps to preclude such failures in the
future.
Failure analysis may be performed with minimal equipment or it may entail the use of expensive and highly sophisticated
pieces of equipment. It is not the intent of this section to list all the possibilities in failure analysis. The reader will
be acquainted with the procedures normally taken in arriving at a successful conclusion of failure identification and the
necessary corrective action required to eliminate (from either the processing or usage of the devices) those procedures,
processes, or materials, or lack of them, to prevent recurrence of such failures.
Failure analysis of linear circuits should be approached with the same care and methodology as for any other integrated
circuits. Due to the complexity of the circuitry only minimal PN junction characteristics may be derived through
point-to-point curve tracing; therefore, one must resort to dynamic tests. Failure modes of linear devices are different
from digital devices so failure analysis proves to be more of a challenge. Infrequently a conclusive failure verification
may be made prior to delidding of the defective device. Failures of linear devices frequently are of the degradaiional
type such as loss of gain, oscillation, and latch-up of outputs. With the improvements in design of linear devices
incorporating latch-up proof safeguards, the latter failure mode has been lessened. Other failure modes are more easily
determined, e.g.. overstressed inputs, or in the case of some operational amplifiers, the application of input signal voltage
prior to power turn on often results in the overstress of the base to collector junction.
To aid in further identifying the potential failure mechanisms which may cause the predominant failure modes noted in
the ALERT summaries, the reader should refer to the Problem/Screening Summary section.
As the manufacturing technology is very similar for DTL, TTL, and linear devices, the accompanying analysis flow is
applicable to these types of devices.
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TEST/EXAMINATION
Box Level Mode
Verification
Failure Mode
Verification
Data Evaluation
i— 1Photograph Device as
Received. Examine
Device for Anomalies/
Damage
Radiographlc .
Inspection
Duplicate Failure Mode
at Component Level to
Pinpoint Location
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Chip Microscopic
Examination
Microprobe Testing
and Isolation at Chip
Level
Metallization Strip
Microsectic n of Chip
-* - - - - - -
-
PROCEDURE
Nv WHEN
\ FAIL
N. is
LOOK \
FOR
Box level failure symptons and/or trouble shooting
information should be documented - serves as
invaluable aid to component failure analysis
Most failures indicate failure mode readily, e.g.,
opens, shorts, etc. J
Upon receipt of ihe device at the analysis labora-
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identification and marks and all damage. Of par-
ticular note, the pin orientation mark should be
readily evident
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plus one side plane, at various intensities arid
exposure times to expose potential anomalies, as
well as lid seal integrity
Pinpointing of failure by curve-trace diode
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point
If warranted, perform to MIL-STD-883, Method
1014, Cond. A and C
Due to proliferation of packaging styles, variou
procedures will have to be employed. The
procedure will expose the internal cavity and ch
with no induced damage. For the various packa
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Metal package: a special cutting tool is availab
Metal to glass seals: use a hot plate
Ceramic flatpacks or ceramic dual-in-lines:
3
ip
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e
encapsulate in epoxy then grind open
CAUTION: During grinding, care should be taken
that grinding debris does not fill cavity.
Plastic packages: Various solvents/chemicals are
to be used. Vendor recommendations should be
followed
Use various magnifications of optical microscopes,
metallographs/Scanning Electron Microscope.
In the case of difficult analysis, further analysis
testing is necessary following required photography
Electrical microprobe testing and physical isola
of component may be required. Utilize curve-t
PN junction characteristic and input/output
characteristics checks. Voltage phase contrast
tests using the Scanning Electron Microscope m
be needed
In some cases of analysis, this step may be
tion
race
ay
anomalies. The stripper used will be dependent
on the metallization material of the chip
This procedure is used In conjunction with etcha
chemicals to identify interfacing junctions and
materials. This is a destructive test and shoul
be kept to the very end. An electron emission
microprobe may also be used at this stage to id
materials under test
Photograph each mlcrosectioned plane using col
photography wherever warranted - - • - • / - -
nt
3
sntify
or
' i
URE
\
RELATED PROBLEM CODES
(see .foldout in the Appendix) ' . f '
OPEN
I
all
all
Al-9;
B5,7,9;
C4,5,6,7
A4
Al,4,5,
6,8;
Bl,5,7;
Cl,2,3,
5,6,7
SHORT
•• n
D2,4
Bl.3,0
all
A,B,C
A3, 4, 5, 6.
7,8', 14;
B3;
C2,3,6,7
A3, 4, 7
A3,4,6,
7,12,14;
C4,7
' .PAR
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m
A9, 12, 13;
B2,3;4,8;
C5,7;
Dl,3
all
o,-
A-F.H
L
3 MECH
ANOM
IV .
•
all
except
F
all
E
Figure 77-7. DTL, TTl, and Linear Integrated Circuits - Typical Failure Analysis Flow
with Related Problem Codes
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HANDLING OF MOS DEVICES
MOS (Metal-Oxide-Semiconductors) technology combines the integration of insulated gate field-effect transistor circuits
on a high density monolithic chip. Various types of MOS devices are available, e.g.. P-channel MOS, N-channel MOS.
Complementary Symmetry MOS, etc. All these various types of MOS are fabricated around the basic insulated gate
field effect transistor technology. Due to the construction of these devices, the susceptibility to high voltage static
discharges is inherent from handling, hence this section treats the subject of MOS handling in the four detailed sections,
i.e.. Receiving, Storage and Moving, Assembly, and Final Test.
Purpose. The purpose of this section is to alert personnel handling MOS devices to the special handling procedures
necessary to avoid damage to the devices. There are certain good practices which must be applied to all semiconductors,
however, the high input impedance of MOS devices poses a special problem with regard to static charges. Therefore,
it is suggested that the following procedures be followed when handling these devices.
1. Receiving Inspection Precautions.
a. .Place parts on a grounded metal plate as soon as they are unpacked from their containers.
b. Use conductive containers when moving parts from one area to another and place the containers on a
grounded metal plate at any station where operations are to be performed.
c. The inspector must be grounded on a metal plate before handling a device.
d. Smocks made of nylon or other synthetic materials shall not be worn when performing inspection of MOS
devices. Cotton is an acceptable substitute. -
e. Inspection benches and seats must be of a conductive material and grounded in order to preclude the high
static charge created by the sliding of the body on an insulated bench or seat.
f. Handle devices only when necessary and then by first grasping the ceramic body or the metal can before
touching any of the individual leads with tweezers or other tools. Ceramic packages with brazed leads
require extra careful handling to avoid breaking off the leads since bending and twisting can fracture the
braze.
g. Repack MOS devices in their containers in the same configuration as they were originally shipped. The
devices are shipped with leads shorted with wire, foil, or special conductive packaging, and/or placed in
plastic containers specially treated with an antistatic spray to avoid damage in transit.
2. Storage and Moving Precautions.
a. Electrically ground all metal cabinets and metal containers used for storing MOS devices.
b. Maintain the short on the device leads and case.
c. Acquaint all Material personnel with damage potential.
3. Assembly Precautions,
a. Perform all assembly operations involving MOS devices on a grounded metal plate.
b. Chair seats in the assembly area must be of a conductive material and must be grounded.
c. Smocks made of nylon or other synthetic materials shall not be worn. Cotton is an acceptable substitute.
d. Maintain the short placed on the devices' leads and/or keep devices in the specially treated plastic containers
until time of assembly.
e. The assembler must be grounded on a metal plate before handling a device. PC board bench clamps or
vises must also be grounded.
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f. MOS devices must be handled by either the ceramic body (flatpacks and dual-in-lines) or the metal cans
(TO-5, TO-99, or other canned devices).
g. All electrical assembly equipment,'e:g., soldering irons and tips, insulation strippers, heat guns, etc. must'
• be grounded. All solder pots, reflow soldering equipment, and desoldering tools must also be grounded/ •
h. When testing is specified, all the test equipment contact pins must be grounded while the device is placed
in the test socket. This action avoids the possibility of a charged test set discharging into the device as it
is placed in the test socket. •
i. Prevent the accumulation of solder flux between adjacent pins which may cause leakage paths. MOS device
operation depends, upon the high impedance between certain circuit elements and ground. Solder fluxes in
the'presence of a humid atmosphere can be very conductive.
4. TegL Precautions. '
a. Ground all test equipment.
b. Dielectric strength or insulation resistance tests are not recommended for equipment containing MOS devices.
c. Continuity tests must be performed only when authorized by the cognizant engineer. Certain MOS devices
have' built-in protective diodes which cannot sustain more than 10 mA current. A Simpson 260 VOM is
capable of producing as high as 300 mA for short periods of time on the XI ohmic scale.
d. Perform all operations on a grounded metal plate on the test bench. Periodic checks of assembly, rework,
and test •stations must be made to assure adequate grounding. Sources of static discharge and floating 60
'' cycle ac resulting from faulty ground connections must be eliminated.
5. - 'Design Precautions! Do not connect an input (gate) directly to a printed wiring board contact or connector pin
unless ' the gate has internal'diode protection; or unless a bleeder resistor to ground is provided to protect the
MOS gate from detrimental static charge accumulation.
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ALERT SUMMARIES
Summaries of ALERT reports issued against Integrated Circuits are shown below. They are listed according to Problem
Area • mo.st.frequent, to least frequent occurrences. The "ALERT ITEM NO." (first-column) references each summary
back to the "Problem Area/cause and Action" table.
'
 U
 INTEGRATED CIRCUITS
ALERTS
ITEM NO./,
GIDEP NO.
I
GSFC -68-04
* .
' ' • ••..'2 '..' : ' " . . •
MSFC -68-16
3
LeRC-71-02
4
MSFC-7I-I3
5
MSFC-7I-I9
PROBLEM AREA/
Cause
OPEN
Microcracks at
window cutout
• : ': ; •• . . s .
• • . | , • ' . ! . .
OPEN ,
Microcracks at
window cutout
OPEN
Microcracks at
window cutout
OPEN
Microcracks at
window cutout
OPEN
Microcracks at
window cutout
PROBLEM
DESCRIPTION
Low power DTL
microelectronic
circuits failed during
box level tests and
were analyzed.
Operational Amplifier
failed in test. •
Hybrid failures
occurred during
subassembly and
assembly test at room
ambient and during
life testing at IOO°C.
Integrated circuit
failed to switch
during computer
system integration
testing
A Skylab experiment
failure was traced to
a microcircuit device.
PROBLEM ANALYSIS
Analysis confirmed "open" condition and
subsequent Scanning Electron Microscope
scans disclosed lack of contact between
metallization to contact windows (emitter
contact windows and/or resistor contact
windows). Cause was attributed to the
metallization deposition .process over steep
oxide steps at emitter and resistor contact
windows, where metallization tends to
separate.
Failure analysis, using the Scanning Electron
Microscope, revealed an open, metallization
condition at the emitter of Q9 over the steep
oxide step. Failure was at the small emitter
contact window where the oxide -step is
somewhat steep. Deposition of aluminum at
step periphery tends to be extremely thin and
metallization opens occurred when the metal
separated.
Opens occurred at oxide step for contact
windows. Evaluation of dice lots by Scanning
Electron Microscope confirmed that
microcracks existed to some extent in the
majority of dice examined.
Analysis of several devices by a Scanning
Electron Microscope revealed severe
metallization cracks at the contact window and
poor metallization.
Failure analysis revealed the problem to be
open metallization at a window contact caused
by a microcrack at the oxide step.
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INTEGRATED CIRCUITS
ALERT'
ITEM NO./
GIDEP NO.
6
MSC -69-06 ,
7
GSFC-70-06
8
GSFC -68-09
9
B8-68-OI • .
10
J5-70-02
II
C6-72-OI
PROBLEM AREA/ PROBLEM
Cause DESCRIPTION
OREN Failure occurred in a
Aluminum wire high gain, wide band,
corrosion DC amplifier in a
handglass flatpak with
a Kovar lid using a
low temperature glass
seal.
OPEN TTL Quad 2-Input
Cracked die positive NAND gate
(with open collector
output) failed in
systems acceptance
test.
OPEN Operational Amplifier
Lifted chip and Clock Driver
failures occurred
during incoming
inspection and
environmental
vibration testing of
system.
OPEN TTL J-K flip-flop
Lifted chip failed during powered
flight vibration tests.
OPEN High incidence of
Lifted chip failures (6 to 20%)
during manufacturer
in-house life tests.
OPEN Intermittent operation
Lifted chip of a decoder during
random vibration
testing was traced to
an integrated circuit.
PROBLEM ANALYSIS
Failure analysis revealed an aluminum lead
wire corroded in two with a powdered or
crystalline substance varying in color from
white to brown noted on both bonds and near
the separation.
Two potential causes have been postulated:
1. Glass splatter: The manufacturer claims that
during sealing operations, sealing glass from
the lid may be deposited on the lead. The
elements within the glass react with the
aluminum causing corrosion.
2. Moisture corrosion: Possibility exists that
moisture entered the package and promoted
electrolytic corrosion. This type of corrosion
is time dependent and with a rate strongly
influenced in this case by package leakage
rate, contaminants in the package, humidity
of storage environment, physical and chemical
condition of the aluminum wire, etc. Visual
examination will not reveal extent of reaction
progression towards failure.
Analysis revealed a cracked die causing the
open circuit. It was concluded that the crack
was the result of a temperature coefficient of
expansion mismatch between the silicon die
and the pyroceram bonding material used to
bond the chip to the package.
Failure caused by silicon die coming loose and
subsequent movement of die caused the
bonding wires to break "open" because of
inadequate adhesion of Pyroceram 89 used to
bond the chip to the package. Mixture of
pyroceram used was made by several different
people in different locations, hence the proper
mix may not have been attained.
X-rays revealed bond wire severance from
package leads due to .chip separation and
subsequent movement. Cause was lack of
adhesion between pyroceram and chip.
Failures attributed to floating die problem, i.e.,
silicon chip separating from bonding material.
Cause was insufficient adhesion of chip to
package.
Failure analysis revealed deficient die bonds
which allowed the dice to become detached
from the header.
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14
D7-69-03
INTEGRATED CIRCUITS
ALERT1
ITEM NO./
GIOEP NO.
12
GSFC-69-04
1.1
WS-70-02. 02A
PROBLEM AREA/
Cause
OPEN
Voids and
overctched
metallization
SHORT
Pinholes at input
metallization to
. silicon substrate
PROBLEM
DESCRIPTION
Dual 25-bit shift
register failed in
clock circuit board
with no output from
one of its registers.
This defect is not
visible at I40X
magnification precap
visual inspection.
Three devices failed
serially during bench
check-out of PCM
encoder.
PROBLEM ANALYSIS
Manufacturer attributed the problem to the
presence of holes in the photoresist which
permitted etchant to penetrate the masked
area. This is a process problem. This
condition cannot be delected with
nondestructive testing.
Failure caused by pinholes in the silicon
dioxide beneath the die interconnection
penetrating through to the bulk silicon
substrate.
SHORT
Output lead
shorted to supply
voltage terminal.
Following installation
on PC boards, 17 of
50 Triple 3 - Input
NAND gate devices
were found defective.
The output of each
device was found
shorted to the supply
voltage terminal.
Manufacturing anomaly. Supply voltage
bonding pad was in too close proximity to the
adjacent metallization.
15
E9-68-0.1
SHORT
Incorrect
orientation of die
Lead orientation dot
on package exterior
was 180° misoriented,
causing application of
1C in a misoriented
configuration.
Devices will be catastrpphically destroyed
through short .circuits, and/or disable operation
of device. Cause was workmanship error.
16
BI-70-01
SHORT
Extraneous
conductive material
Two out of three
operational amplifiers
failed during
acceptance test at
contractor's plant.
Analysis revealed that both failures were
caused by faulty integrated circuits due to
extraneous bonding wires within the TO-99
cases. The wire was identified as gold
bonding wire.
17
GSFC-69-09
SHORT
Extraneous
conductive material
Fourteen lead
flatpack hybrids failed
during post-vibration
electrical tests of the
prototype NIMBUS-D
clock.
Analysis indicated a short circuit within the
device being caused by extraneous loose
conductive particles (one was 14 mils long).
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INTEGRATED CIRCUITS
ALERT1
ITEM NO./
GIDEP NO.
PROBLEM AREA/
Cause
PROBLEM '
DESCRIPTION PROBLEM
•vAafr.
ANALVsIs '[ ^ ! ;'•"
18
SC-7I-OI
SHORT
Extraneous
conductive material
During random
vibration testing of
two separate
computers, (5 g-rms
'random, hard mount),
over 4% of TTL
digital 1C made
during 1968 and 1969
failed calastrophically
due to the inclusion
of loose gold
particles. The gold
particles were from
the preform used in
die attach and appear
to be a general
problem, unrelated to
the device type.
Ceramic DIP devices manufactured during .I.9MJ,
through August 1969 used a ceramic base with
a small gold mounting dot. During the alloy
mount process, when the chip was scrubbed
into the gold, small balls of gold were
sometimes formed. During sealing operation
any gold balls which were not removed by an
air blast at precap inspection were
subsequently melted and could partially attach
on the bare ceramic. These particles would
then break loose'during vibration and short the
1 C circuitry. . . . • • • . •
19
MSC-71-04.
MSC-7I-2I
20
MSFC -71-02
21
F.l-A-72-05
,
- . 22
WS-70-01, OIA,
OIB
SHORT
Extraneous
conductive material
SHORT
Extraneous
conductive material
SHORT
Extraneous
conductive material
SHORT
Extraneous
conductive material
Integrated circuits
failed in a tape
recorder data
conditioner
Integrated circuits
failed during initial
acceptance vibration
testing.
Assembly failed in
production acceptance
test.
Failure occurred
during vibration tests
(0.7-Bg, 10-2000 Hz)
of TTL digital logic
integrated circuits -
gates and flip-flops.
. - . - • • . . •
Failure analysis disclosed internal metallic
contamination.
Failure analysis revealed loose gold-tin balls
caused a short across the metallization inside
the package. Scanning Electron Microscope
and microprobe analysis indicated the source
of the balls was the gold eutectic used in
sealing the lid to the package.
Examination established hard welded gold flake
short in output transistor of operational
amplifier. Gold flake paniculate contamination
found in three other lots..' "" •'."'"
Short circuits were caused by particle '
contamination from lid sealant material
' breaking loose. Short circuits were also of
the intermittent varieties. The metal lid
(Kovar) solder sealant material broke loose and
became mobile during vibration causing
intermittent shorts and in one known case, the
' conductive sliver became permanently lodged
causing a permanent short.
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INTEGRATED CIRCUITS
ALERT1
ITEM NO./
GIDEP NO.
PROBLEM AREA/
Cause
PROBLEM
DESCRIPTION PROBLEM ANALYSIS ^
r ; ".•'
23
MSFC-68-08, 08A
SHORT
Shorted external
leads
This potential failure
mode is the result of
a study to determine
the mechanisms of
precipitate formation
so that preventive
action could be
taken.
Packages employing soft lead glass seals when
in the presence of cleaning detergents,
phosphates and moisture can precipitate lead
(Pb). This may also be initiated by
electrolysis reduction of PbO to metallic Pb
when exposed to a moderate temperature, and
chemical reducing agents. Electrolytic
precipitation can also occur by impressing 5-10
Vdc between any two terminals in the
presence of moisture.
24
EE-69-01
SHORT
Electrostatic
discharge
Case I. During cold
temperature
components parts
tests, release of
compressed
carbon-dioxide (CO,)
coolants initiates a
large electrostatic
charge build-up which
then discharges
through MOS gate to
source/drain
terminals.
Case 2. During box
level low temperature
tests where coolants
(CO,) are again
released, the
electrostatic charge
build-up causes
inadvertent pulsing of
logic circuits with no
permanent damage.
CO, coolant upon release in temperature
.chambers builds up massive electrostatic
charges on ungrounded equipment and later
discharges through the equipment/parts under
test. MOS devices are particularly susceptible
to such electrostatic discharges.
Ml-68-01
SHORT
, Diffusion anomalies
Failure of an
operational amplifier
was caused by
breakdown of
isolation junction
between input
transistors and ,
substrate, with
interruption of
positive power supply
and a low impedance
path from input to
ground resulting.
Diffusion anomalies (oxide deposition and
isolation diffusion) are .primarily responsible.
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INTEGRATED CIRCUITS
ALERT1
ITEM NO./
GIDEP NO.
PROBLEM AREA/
Cause
PROBLEM
DESCRIPTION PROBLEM ANALYSIS
26
F7-70-OI
OPERATIONAL
DEGRADATION.
Design deficiency
Four-bit binary
counter device does
not count properly
when operated in a
counter configuration.
Cause of the problem not identified but the
manufacturer acknowledged the problem and
solved same by a mask redesign. Analysis
revealed problem to be in the following areas:
1. Parts are not usable below 4.75 volts DC
supply voltage.
2. Clock fall time must be greater than 200
nanoseconds or the clock pulse width in off
position must not exceed 1.5 microseconds.
27
J5-70-03
OPERATIONAL
DEGRADATION
Design deficiency
Four-bit binary
counter device will
not count properly in
a counter
configuration.
Cause of the problem has not been' identified
but the manufacturer acknowledged the
problem and solved same by a mask redesign.
Analysis also revealed the device would
operate erroneously at higher frequencies when
the supply voltage varied 100 mV.
28
GSFC-69-05
OPERATIONAL
DEGRADATION
Flip-flop reset rates
slowed in critical
applications
The metallization fix
affected the "reset"
rates of clocked
flip-flops, making
them slower. The
reset rates now
approximate I to 3
microseconds.
Pre-fix devices had
reset rates typically
around I
microsecond.
Metallization fix to counteract past aluminum
deposition problems causing emitter contact
window to show open, now affects the reset
rates of the flip-flop. The manufacturer does
not routinely monitor reset rates during
manufacture, hence the process fix is not
monitored for the effects to the reset rates.
29
GSFC-69-06
OPERATIONAL
DEGRADATION
Excessively high
leakage failure
rates
Failures discovered
during incoming
inspection when
excessive high
leakage rates of low
power PTL gates and
flip-flops were found
during electrical
testing.
Failure attributable to overflow of the glass
frit onto the top surface of the chip. Cause
was manufacturing anomaly; overfrifting of
glass bonding material over the sides and top
of the monolithic chip.
30
G2-69-01,
LeRC-69-03
OPERATIONAL
DEGRADATION
Inversion of N
type silicon caused
. by use of
.phosphorous glass
passivation.
Failures of
operational amplifiers
found during system
level testing and
during reliability
testing; • - * > • - -
Failure mode is a reduction in gain to less
than specification level. Failures have been
extremely, heat sensitive. The gain decreases
abnormally to out-of-specification levels as the
ambient temperature increases. Cause of
failure was attributed -to inversion of N type
silicon due to use of phosphorous glass.
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INTEGRATED CIRCUITS
ALERT'
ITEM NO./ PROBLEM AREA/
GIDEP NO. Cause
31 OPERATIONAL
E9-68-05 .... DEGRADATION
Failure to trigger
. . . . • ; . . • .
32 i OPERATIONAL
EM-68-01 DEGRADATION
Reaction of PNP
lateral output
transistor with the
plastic case.
33 OPERATIONAL
E9-68-02 DEGRADATION
1. Damage to input
: • . circuitry
2. Differential input
- voltage exceeded
3. Supply voltage
polarity reversal
< •
* '
34 OPERATIONAL
LeRC-71-OI DEGRADATION
Loss of gain
35 ;. • OPERATIONAL
F9-7I-02 ;. DEGRADATION
1 . Offset voltage
drift
2. Loss of gain
3. Latching
PROBLEM
DESCRIPTION
DTL monostable
multivibrator fall-time
of pulse degraded to
extent it will not
trigger.
Dual Operational
Amplifier in plastic
case failed during
temperature tests at
I40°F.
All three cases above
•caused failure of an
operational amplifier.
Launch vehicle
became unstable,
resulting in vehicle
tumbling and loss of
mission
Operational amplifier
failures were detected
during equipment
level burn-in
PROBLEM ANALYSIS
Manufacturer mask change with no subsequent
data sheet notification of its effect on output
pulse fall time which degraded and became
wholly dependent on external capacitor, Cx.
•Device will not operate with larger values of
Cx - manufacturer's data sheet did not specify
a limit on Cx.
Output decreases to zero because of reaction
of lateral PNP output transistor with the
plastic material of the case. Manufacturer
acknowledges this -anomaly and has
; discontinued manufacturing this type of case.
Silicon lateral PNP transistor at output reacts
with the plastic encapsulant of the case.
1. Latch-up condition of the device has been
found to be caused by degradation of the
input caused by exceeding the positive
common mode limit. This causes excessive
currents at the input causing damage.
2. Ungrounded soldering irons during assembly,
improper grounding of test equipment, and
welding processes .in installing devices into
modules, all contribute to the failure through
degradation of the input currents. This is
caused by the differential inputs exceeding
±5 volts.
3. Supply voltage polarity reversal forward
biases the isolation diode and shorts the
power supplies resulting in a large surge
current which will melt the aluminum traces.
Some power supplies also have turn-on
transients which the device would see as an
effective voltage reversal.
Analysis identified most probable cause of
failure as an integrated circuit. The flight
failure was simulated by inducing damage to
the input transistors of the integrated circuit
causing latch-up of the output.
The .mode of failure was attributed to offset
voltage drift, loss of gain, and "latching" to
either the positive or negative power supply
voltage. Failure analysis revealed inversion
layer formation, metallization opens, and
corrosion of aluminum bonding wire and pad
bonds.
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INTEGRATED CIRCUITS
ALERT1
ITEM NO./ PROBLEM AREA/
GIDEP NO. Cause
36 OPERATIONAL
GSFC 10-29-65 DEGRADATION
Numerous systems
test failures
.
3 7 . . OPERATIONAL
F9-70-OI, DEGRADATION
F9-70-02 Design error and
surface inversion
>
38 OPERATIONAL
J5-7I-06-06A DEGRADATION
. Design deficiency
• • - • •
39 OPERATIONAL
K9-7l rOI ,OIA DEGRADATION
Electrostatic
discharge
PROBLEM
DESCRIPTION
A high incidence of
failures of flatpacks
was observed in the
AIMP lunar aspect
system. Twenty-two
units out of
approximately five
hundred used, failed
.during system tests.
J-K master Slave
Flip-Flops failed at
elevated temperatures.
Failure mode was
identified as output
"inhibit" mode
functional failure.
The devices recover
upon return to room
ambient temperature.
Integrated circuit
failed at high
temperature operation
Hybrid circuits
exhibited voltage drift
problems
•:.JA
• - . - . • - . -m:
PROBLEM ANALYSIS' ^
Analysis revealed failures were caused by
manufacturing anomalies: (1) cracked wafers, •
(2) foreign material - photoresist residues, (3)
metallization (aluminum) interconnect scratches.
and (4) pyroceram voids in die to header
bonds. . . .
The analyzed failures exhibited excessive
leakage current (Vcc-substrate and
Clear-substrate) at 25°. These leakage currents
were verified on the chip by internal probing
on the die surface and experimentally observed
to be unstable and time dependent under bias
at elevated temperature (125°F). The failures
. were shown to be recoverable after zero bias
bakeout at I50°C, and then driven into failure
again by elevated temperature testing with bias
applied. The Vcc-sub and Clear-Sub leakage
currents decreased under zero bias bakeout
and increased again at elevated temperature
with bias applied. This behavior is typical of
surface inversion. This establishes the
correlation between the 25°C leakage currents
and inhibit function failure at elevated
temperature.
A defect in the temperature sensitive mask
resulted in the master reset being unable to
control the device outputs at high temperature.
The manufacturer determined that the mask
was missing a N+ diffusion bridge.
Investigation revealed that the value of the
thick film resistors used in the circuits
changed because of electrostatic
charge/discharge during packaging.
40
X9-72-OI
OPERATIONAL
DEGRADATION
Offset voltage drift
Operational amplifiers
failed when placed in
operating equipments
Laboratory testing indicated that failures could
be induced by maintaining the devices in an
input-offset voltage test configuration. Failure
analysis revealed the failures were caused by
contamination on the chip surface or in the
thermal oxide. The contamination caused
inversion of the laterally diffused PNP
transistor.
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INTEGRATED CIRCUITS
ALERT1
ITEM NO./
GIDEP NO.
41
G4-69-04
42
G4-f>9-05, 05 A
4.1
GSFC-71-05
44
F9-7I-03,
F9-7I-04
45'
F.1-72-08,
MSFC-A-72-12
PROBLEM AREA/
Cause
EXTERNAL
ANOMALY
Illegible
identification •
• .- •
EXTERNAL
ANOMALY
X-ray rejection
EXTERNAL
ANOMALY
• Misidentification
EXTERNAL
ANOMALY
Misidentification
EXTERNAL
ANOMALY
Damage to package
i
PROBLEM
DESCRIPTION
1C in glass flatpacks
had package
identification
obliterated because of
solvents.
Formation of
gold-aluminum
intermetallic at an
• aluminum lead bond
on gold bond pad of
a substrate in the
• presence of
gold-silicon eutectic
from chip bond
scrub.
" Integrated' circuits
failed to meet
performance
requirements
prescribed for the
indicated parts
Functional failure
during engineering
breadboard testing
was traced to an
integrated circuit
' Cracking observed on
ceramic dual-in-line
packages (DIP)
••' integrated circuits
mounted on printed
circuit boards
conformally coated
with PR-1538.
- • • ' . ' . • • ' • • ' ' • • '. ' •
PROBLEM ANALYSIS
Nonresistance to solvents per MIL STD-202.
Method 215. was caused by contamination on
package prior to identification.
• This is a hybrid configuration where one
aluminum lead from the input logic 1C
(monolithic chip) is bonded to the gold trace
on the substrate. This gold trace is also the
extension of the 1C chip bond pad area which
had its eutectic scrub material spread to the
location of the aluminum lead bond. In the
presence of +450°C' lid sealing temperatures.
the intermetallic at the aluminum bond formed.
Investigation revealed the parts had been
mismarked. They performed properly when
tested to the appropriate specifications.
Investigation revealed (hat the part had been
mismarked. It performed properly when tested
to the appropriate specifications. "
Conformal coating between the DIP base and
the printed circuit board caused cracks at the
lead frame area of the DIP during thermal
cycling. Flexing of coated and uncoated
boards during normal manufacturing processing
has also caused cracks.
NOTE: - . - - -
I.- Where no ALERT number (GIDEP) exists, the originator and date are shown.
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INTRODUCTION
OBJECTIVE
The objective of this section is to identify the major problem areas associated with the use of transistors and to suggest
approaches (developed from experience) for dealing with those problems.
SECTION ORGANIZATION i . - . • •
The transistor section is presented with the following organization:
General
1. Basic failure problems associated with transistors are identified based upon ALERT and industry experience.
2. Where applicable, a screening technique is suggested for detecting'finished parts having a potential for failure.
Subtopics - Treatment of Specific Types
1. Transistor type background
2. , For those in the process of selecting parts and manufacturers, or attempting to eliminate part problems at the
manufacturer levels, a portion is devoted to describing the inner construction of selected types and describing the
manufacturing sequence necessary to produce the part. Particular emphasis is given to the design or manufacturing
deficiencies associated with the identified failure mechanisms.
3. Basic approaches are provided to assist in developing a competent failure analysis plan where corrective action at
the part level is desired. The material is arranged so that one experiencing a specific problem can identify those
steps in the failure analysis process likely to reveal that problem.
Transistor Types. Transistors have been divided into subtopics according to their type of construction. Bipolar,
metal-oxide-semiconductor field-effect, and junction field-effect transistors have been discussed at length. Other types of
transistors include only summaries of ALERT reports.
Transistor Fundamentals
What a Transistor Can Do. The transistor is a semiconductor device performing the function of an amplifier and/or
switch, a switch being in reality a special case of an amplifier. An input current varies a resistance in the output circuit
so as to control current, voltage, or power as required. If the input current takes on only two limiting values, at one
of which the output resistance is so large that its terminal voltage is determined only by the external circuit, and at the
other of which the output resistance is so small that the current through it is determined only by the external circuit,
then the transistor is acting as a switch. If the current through the output resistance (or the voltage across it) is
determined by the combined effects of the input current and the external circuit then the device is an amplifier. Input
current changes are associated with changes of voltage and power as are output current changes. Normally the ratio of
at least one of the output parameters to the corresponding input parameters exceeds unity. In its simplest form the
transistor consists of three layers of semiconductor material with purposely introduced impurities such that the outer
layers have an excess (or deficiency) of free electrons and the inner layer has a deficiency (or excess) of free electrons.
The transistor is an NPN (or PNP) type and consists in effect of two back-to-back diodes. If electrons are injected into
(withdrawn from) the inner layer, or base, of a NPN (PNP) transistor its normally nonconducting state between the outer
layers becomes conductive in accordance with the amount of injected current. The operating characteristics being
determined by: doping, diffusion temperature, diffusion time, die size, packaging, etc.
Practical Considerations. As in all designs, the design of a transistor to perform a given function requires a series of
compromises. An improvement in one design consideration results in the deterioration of another design consideration.
In addition to design compromises, one is faced with the parasitic characteristics of transistors: capacitance, leakage
currents, voltage drops, temperature, etc. It is only by minimizing and controlling these effects that reliable transistors
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have been developed and manufactured. Transistor design characteristics and the resultant parasitic characteristics are
established by the type of transistor being built, its intended application, and its resultant package.
Failure Modes
Failure Categories. Part level failure problems associated with transistors may be lumped under four basic categories:
catastrophic opens, catastrophic shorts, electrical parameter deviation, and mechanical anomalies. It must be recognized
that catastrophic opens and shorts are worst-case conditions of certain electrical parameter deviations.
False Failed Equipment Indicators. At the equipment level, high forward voltage drop can appear to be an open, and
high reverse leakage current may appear to be a short. A failure mechanism producing an apparent open or short (e.g.,
a parameter deviation), in its extreme condition becomes an open or a short. Only failure analysis on the piece part
level can distinguish between these conditions and result in corrective action.
Eliminating Defectives
Problem Solving Approach. The approach taken in this section will be to identify the user encountered problem areas
associated with a particular type of transistor, then provide suggestions for eliminating those transistors prone to exhibiting
those problems at the finished transistor level, the design level, and at the manufacturing level.
Finished Transistor Level. Realizing that most consumers are required to use finished transistors that are on hand,
information is provided on the screening of the devices, that is, sorting the bad transistors from the good ones.
Suggestions are made as to environmental and electrical testing which will identify defective units while having no
deleterious effects on good units. This technique is used not only for sorting, but for providing assurance that the
manufacturer has controlled his processes.
Design Level. While screening has proven capable of providing good transistors, it does not provide a solution to the
problem of design compromises and/or design deficiencies. Certain design compromises cannot be avoided; however,
reliable equipment can be built if allowance is made in the equipment design to minimize the effect of these compromises.
Design deficiencies, wherever encountered, must be identified and eliminated.
Manufacturing Level. The most carefully conceived design and the best of parts can amount to nought if manufactured
in an environment lacking necessary controls over materials, processes, and workmanship. As no screening is 100 percent
effective in removing defective parts, it is more desirable to correct manufacturing anomalies through the use of adequate
controls and inspection points.
Failure Analysis
Objective. The primary objective of failure analysis is to identify failure mechanisms at a level such that corrective
action can occur. Knowing that a transistor is open is of no consequence if corrective action is not possible. Knowing
that a transistor is open because of a defective bond allows for correction of future bonding operations and the elimination
of that problem cause,
Failed Part Rarity. A part in a failed condition must be considered a "once-in-a-million" occurrence, a phenomenon
which may never again occur. It is only by using this premise that successful failure analysis can be performed.
Failure Verification. After recording all identifying external markings, visually inspecting, photographing identification and
damage, and radiographically inspecting, the first requirement is to verify the failure. Too often the wrong part is
removed from the circuit or an equipment test error, rather than a part failure, causes a good part to be delivered for
failure analysis. Many times the actual part failure is different from that specified, hence, a note of this fact must be
.made... ._ _,.
 J __. . . , . .-.. -.,.... .....' , _-. = , . _ .=
Analysis Direction. The process of analyzing a failure (performing those steps necessary to identify a specific correctable
failure mechanism) requires the coordination of one having a knowledge of failure mechanisms, transistor design, transistor
manufacturing techniques, and the ability to form a practical plan of action.
When To Analyze. In many cases transistor failures occur for which device corrective action is not required, however,
in almost all cases some form of corrective action is necessary. Corrective action can be required of circuit designers,
18-4
assembly manufacturers, test organizations, etc., as well as on parts. As such, it is suggested that a very strong cause
must exist before failure analysis is abbreviated or forsaken.
Reliability/Life. It is anticipated that as a result of screening, analysis of design and manufacturing, and effective failure
analysis (all performed at the part level) that significant improvement in reliability and life will be realized.
18-5
PROBLEM/SCREEN ING SUMMARY
Scope. The problem summaries present the cause and effect of failures and suggest action to be taken to identify and
screen out devices with latent or incipient defects. This summary is an accumulation of information and experience
obtained in working with transistor failures and in avoiding those failures. . . .
This summary is intended to identify transistor problem areas and problem causes. Having identified, the problems,
suggestions are made for the elimination of problem parts through the use of suggested screening tests derived through
experience. Problem areas have been grouped under the basic categories of open, short, parameter deviation, and
mechanical anomaly.
. i
ALERT Item No.. Where directly applicable, the "ALERT Item No." of the ALERT report describing a specific cause
for a failure is listed against that cause. Thereby, a cross reference is provided between a specific failure cause found
in the "ALERT Summaries" and the broader failure experience/avoidance knowledge shown in this presentation,
Misapplication. Experience has shown that the major cause of transistor failure has been misapplication. Experience
also indicates that the most frequent failure attributable to the part itself is open. . _ . ...
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PROBLEM AfcEA/CAUSE AND SUGGESTED ACTION
TRANSISTORS
~ " PROBLEM AREA/
vy . v; >••,/»•",: :<; Cause ' : ' ... '/', ;
OPEN
Lifted bonds
Bad solder connection
Broken bond "' ' '• •
Poor crimp connection
OPEN !AK "'" < : '" ' ••. " ' ' '• ' ' . ' ' "
Separation of metallization from chip '
OPEN
Corrosion of metallization
OPEN
Loose internal heat sink
OPEN
Poor glass-to-metal seal
OPEN
Open in metallization path
SHORT
Conductive contamination
SHORT
Build-up of tolerances and drooping leads
SHORT
Tin whisker
ELECTRICAL PARAMETER DEVIATION
Channeling
ELECTRICAL PARAMETER DEVIATION
Moisture in package (dew point problem)
ELECTRICAL PARAMETER DEVIATION
Partial bond
Cracked chip
ELECTRICAL PARAMETER DEVIATION
Defective hermetic seal
ELECTRICAL PARAMETER DEVIATION
Secondary breakdown
ELECTRICAL PARAMETER DEVIATION
Cracked glass
ELECTRICAL PARAMETER DEVIATION
Contamination
ALERT
ITEM
NO.;
1 thru II
' . 1 2
13
14
!
' l5 ,J6
17,18
19,20
21
22
23 thru 33
34
35
36 thru 40
41,42
43
44
45
46
47
48,49
SUGGESTED ACTION - SCREEN
(See "Screening Inspections and
Tests") '
High Temperature Storage, Thermal Shock,
Acceleration, Burn-In, and Electrical Testing . -
; 1 ' • { . . • ' • ' ; • • • '
High Temperature Storage, .Acceleration,
Burn-In, and Electrical Testing
Thermal Shock, Acceleration, Hermetic Seal,
Burn-In, and Electrical Testing
Thermal Shock, Acceleration, and Electrical
Testing
Acceleration, Hermetic Seal, Electrical Testing,
and Visual Examination
High Temperature Storage, Burn-In, and
Electrical Testing
Acceleration, Electrical Testing, and
Radiographic Inspection
Acceleration, Electrical Testing, and
Radiographic Inspection
Acceleration, Hermetic Seal, Electrical Testing,
and Radiographic Inspection
High Temperature Reverse Bias, Burn-In, and
Electrical Testing
Dew Point Test (special screen test), and
Hermetic Seal
High Temperature Storage, Thermal Shock,
Acceleration, Burn-In, and Electrical Testing
Hermetic Seal
Electrical Testing
100% Screening
High Temperature Storage, High Temperature
Reverse Bias, Burn-In, and Electrical Testing
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TRANSISTORS
ALERT SUGGESTED ACTION - SCREEN
PROBLEM AREA/ ITEM (See "Screening Inspections and
Cause NO. Tests")
MECHANICAL ANOMALY Visual Inspection •'
Contamination 50
Notched leads 51
Corrosion and embrittlement 52
MECHANICAL ANOMALY 100% Screening
Cracked packages 53 •
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SCREENING INSPECTIONS AND TESTS
Screening inspections and tests for the various types of transistors are very similar, differences being in electrical
parameter measurements. The differences for bipolar, MOS FET, and JFET are described when applicable.
Basic Screening. The screening inspections and tests suggested for transistors included in the "Problem/Screening
Summary" are as follows:
1. Precap Visual Examination - Internal
2. High Temperature Storage
3. Temperature Cycling
4. High Temperature Reverse Bias
5. Acceleration
6. Seal Test
7. Burn-In (sometimes called "Operational Stabilization")
8. Electrical Testing
9. Radiographic Inspection (X-ray)
10. Visual Examination - External
Objective. The purpose of the screening is to allow detection of parts that: (I) have been improperly processed by the
manufacturer, (2) contain flaws or weak spots (including voids and contamination), (3) have poor solder or weld
connections, or (4) have any other anomalies that could result in a failure under normal operating conditions.
Additional Screening. In cases where specific characteristics are critical in the function of the using equipment those
parameters should be added to the screening requirements.
Envelope Removal/Dissection. The basic approach taken here is to subject each of the devices to a test procedure in
order to make a one-by-one acceptance determination. The disadvantage of this approach is the underlying assumption
that the internal construction materials, processes, etc., from part-to-part are homogeneous so that the devices can be
treated as a uniform lot. If the devices are not produced under similar design criteria and manufacturing controls which
permit a heterogeneous lot to exist, a single screening procedure may not be the optimum for all units. For this reason
if the first test is not performed, it is desirable to examine the internal design and construction. This is accomplished,
first, by a nondestructive radiographic inspection; and second, by performing a destructive envelope removal or dissection
on a limited sample of devices. This procedure is more meaningful if a design/construction baseline has been established
as a comparison criterion.
1. PRECAP VISUAL EXAMINATION - INTERNAL - MIL-STD-750, METHOD 2072 (ref 4)
Internal visual examination of transistors is normally performed on a 100 percent basis as the first screening test.
It is performed to detect chip and package defects such as metallization anomalies, oxide and diffusion faults,
scribing defects, bonding defects, lead wire anomalies, die mounting defects, and foreign materials.
2. HIGH TEMPERATURE STORAGE - MIL-STD-750, METHOD 1031 (ref 4)
Transistors are normally subjected to their maximum rated storage temperature for a minimum of 24 hours.
Storage time would not normally exceed 168 hours as a screening requirement.
Test objective would normally be the stabilization of transistor electrical characteristics. The test has been used
to reveal problems with contamination, die bond, lead bonds, metallization, oxide, and bulk wafer properties.
Transistor instability during high temperature storage testing would be revealed by high delta shifts in the following
electrical characteristics:
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Bipolar: ICBO, IEBO* an(^or 'ow current hFE
MOS FET (enhancement mode): IDSS, ISDS, and/or IG(f)
MOS FET (depletion mode): IGSS, IGDS. and/or IQOQ
'MOS FET (depletion-enhancement mode): !GSS, IGDS, and/or IQQO ' • ' • ' " ' '
JFET: IGSS, IGDS. and/or IPQQ
3. TEMPERATURE CYCLING (THERMAL SHOCK) - MIL-.STD-750, METHOD 1051 (ref 4)
In this test transistors are cycled from their highest rated storage temperature to their'•lowest rated-storage
temperature. Transistors are generally stabilized for a minimum of 15 minutes at each temperature'extreme;'and
transfer time', from one extreme to another, is minimized. Devices are cycled for' a minimum of 10 cycles and
would not normally be cycled more than 20 cycles.
Test objective would be to check the mechanical integrity of the package in that it would reveal problems with
internal and external bonding techniques.' Loss of mechanical integrity internally would be revealed'by high delta
shifts i n t h e following electrical characteristics: . • • • • • ' . \ ~ • • - .
Bipolar: VBE(sat), and/or VCE(sat) l . . . . - . • • , • ;
MOS FET (enhancement mode): rds (on), ID(on),! VDS(on), and/or |Yf$j ; . -.
" MOS'FET (depletion mode): ID(on),iDSS, |Yfs), and/or JYOS | '' : '
MOS FET (depletion-enhancement mode): ID(on), IDSS, |Yfs|, and/or |YOS| <i
' ' JFET: IDSS, Vbs(on), rd '(on);-|Yfs|, and/or |YOS \ " .; ;,' ' ; ' . '"
Loss of mechanical integrity externally would result in hermeticity problems and subsequent failure to pass
hermetic seal testing. ' • ' " ' '
4. HIGH TEMPERATURE REVERSE BIAS (HTRB),
During HTRB testing bipolar, MOS, and junction field-effect transistors are subjected to an ambient temperature
equal to 75 percent of their maximum rated storage temperature and the following voltage applied: ; '
• ' . . - • i' t . • j : • ;
60-80 percent of the maximum rated collector to base voltage (reverse biased) ' ' ' • ' :
60-80 percent of the maximum rated gate to source voltage (reverse biased) (MOS and JFET) •. •
•' i- • • • • s ' • . • ..; * . • • . . . .
test time is usually 12 to '24 hours and does not normally exceed 168 hours as a Screening requirement.
Occasionally field-effect transistors may be HTRB tested at temperatures as high as 97.5 percent of their maximum
rated, storage temperature. Test time at these temperatures should be limited.
Note: Following HTRB testing, test voltages must remain applied unti l the ambient temperature has been'reduced to
25°C ( + 5 ° , '-0°). ' ' i • • • ! • • • . ; • • ; • ' . . • • • .-...'.,
Bipolar. Test objective for bipolar transistors would be to determine if the parts were subject to "inversion
channeling" problems. Inversion channeling would be revealed by high delta shift in ICBO, and/or IEBO- electrical
characteristics (when compared t o p're-HTRB electricals).' ' • • - ' • . ,
MOS FET. , Test objective, for. MOS FET would be to determine if the parts were susceptible to "wandering
threshold" problems. Such problems would be revealed by high delta shift in VGS(th) for enhancement mode
MOS FET, and VGS(off) for depletion and depletion-enhancement MOS FET.
JFET. Test objective for JFET would be to determine if parts had surface contamination problems. Such
problems would be revealed by high delta shifts in Vp, IGSS, IGDS, and/or IDGO electrical characteristics (when
compared to pre-HTRB values).
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5. ACCELERATION - MIL-STD-750, METHOD 2006 (ref 4)
Acceleration is normally performed at 20.000 g force for one minute with the transistor leads toward the center
of the centrifuge. Test conditions can vary considerably depending upon the case type of the device being tested.
Bipolar. This test is intended to check the mechanical integrity of bipolar transistors. Internal integrity is
determined by electrically testing VBE(sat) and VCE(sat). High delta shifts would indicate problems with the
internal lead-to-die bond, lead-to-post bond, and/or die-to-header bond. Loss of external integrity is revealed by
hermeticity problems during hermetic seal testing.
MOS FET. This test is intended to check the internal and external integrity of MOS FET. High delta shifts in
rds(on), ID(on), VDS(on), and/or |Y,5J for enhancement mode MOS FET; and ID(on), IDSS, |Yfj|, and/or |Y05| for
depletion and depletion-enhancement mode MOS,FET would indicate problems with the internal die bonds, post
bonds, and/or die mounting. Loss of external integrity would be revealed by the hermetic seal test.
JFET. This test is intended to check the internal and external mechanical integrity of JFET. Internal mechanical
integrity is verified by electrically checking VDS(on), rds(on), IDSS, |YfiJ, and/or \\os [ High delta shifts would
indicate problems with internal lead-to-die bond, lead-to-post bond, and/or die-to-header bond. Loss of external
mechanical integrity, would be revealed by failure to pass hermetic seal testing.
6. HERMETIC SEAL - MIL-STD-750, METHOD 1071 (ref 4)
All cavity type transistors are subjected to hermetic seal testing in the form of fine and gross leak testing. Fine
leak testing is normally performed by placing the transistor in a chamber, reducing the atmospheric pressure and
backfilling with helium, in essence, attempting to pump out and replace the gas inside the transistor with helium.
The part is then "sniffed" with a helium detector. This method can detect leak rates of less than 1 x 10" aim
cc/sec. . . . .
Gross leak testing has been done by a number of methods, the latest of which is the use of liquid fluorocarbons
at elevated temperature. If bubbles are seen to emanate from the transistor, the device is rejected.
. - ' • ! ' - .
The test objective of hermetic seal tests is to verify the external integrity of the transistor by assuring that it has
no hermeticity problems.
7. BURN-IN (OPERATIONAL STABILIZATION - MIL-STD-750, METHOD 1026 (ref 4)
- • . • ) • • •
The test objective of Power Burn-In is essentially the same as that of High Temperature Storage, that is, the
stabilization of electrical characteristics. Once again, in bad parts Burn-In reveals problems concerning contamina-
tion, die bond, lead bonds, metallization, oxide, and bulk wafer properties. ,
Bipolar. Power Burn-In of bipolar transistors is,usually performed for ,168 or 240 hours using common base
biasing. Collector to emitter voltage, collector current, and external ambient temperature are adjusted to obtain
the desired power dissipation and. junction temperature, equal to the absolute maximum rated junction temperature
of the device being tested. .
Transistor instability during Power Burn-In is revealed in high delta shifts in ICBO, IEBO and/or low current hFE
electrical characteristics. In addition, Burn-In stresses the internal mechanical construction of transistors. Loss
of internal mechanical integrity is revealed by high delta shifts in VBE(sat) and/or VCE(sat) electrical characteristics.
FET. Power Burn-In of field-effect transistors is usually performed for 168 or 240 hours using common source
biasing. Drain to source voltage, drain current, and external ambient temperature are adjusted to obtain the
desired power dissipation and a junction temperature equal to the.absolute maximum rated junction temperature
of the device being tested.
It should be noted that many companies perform what is 'in reality an HTRB test for Power Burn-In on FET.
This test is much easier, but is considered inferior to the Burn-In test referenced above. HTRB testing, .whether
called HTRB or Burn-In, should be limited to approximately 168 or 240 hours maximum. The following is a
listing of Power Burn-In methods for FET shown in order of preference:
a. Specific ID (shown above)
b. IDSS (current limited)
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c
 'DSS
d, IGSS (HTRB)
MOS FET. Instability in bad parts is revealed as high delta shifts in IDSS, ISDS, and/or IG(f) for enhancement
mode MOS FET; and IGSS, IGDS and/or IDOO for depletion mode and depletion-enhancement mode MOS FET.
In addition, Burn-In stresses the internal mechanical construction of MOS FET. Loss of internal mechanical
integrity is revealed through high delta shifts in rds(on), ID(on), VDS(on) and/or |Yfs|for enhancement mode MOS
FET; and ID(on), IDSS, |Yfs|and/or |Yos|for depletion and depletion-enhancement mode MOS FET.
JFET. Instability in bad parts is revealed as high delta shifts in Vp, IGSS, IGDS, and/or I^Q. In addition,
Burn-In stresses the internal mechanical construction of JFET. Loss of internal mechanical integrity is revealed
by high delta shifts in IDSS, VDS(on), rds(on), |Yfs|, and/or |YOS|.
8. ELECTRICAL TESTING
Bipolar. Electrical testing is essential in the determination of the quality of a bipolar transistor. As has been
shown in other screening tests ICBO, IEBO, low current hFE, VCE(sat), and VBE(sat) are those electrical tests
required to verify the status of a transistor. In addition to these electrical tests, BVCEQ should be tested as this
junction must meet certain minimum requirements for actual transistor application and is not specifically checked
in the other electrical tests.
The objective of electrical testing, aside from verifying specification requirements, is in determining delta shift.
Delta shift is the amount that a measured electrical parameter has changed between any two electrical tests, such
as Pre- and Post-Burn-In electrical tests. The delta shift of bipolar transistor electrical parameters is usually
limited as shown below:
^'CBO ,an(' ^'EBO = -IW% of the previous test value or ±10% of the specification limit whichever is
greater' . '
AhFE = ±15% to ±25% of the previous test value dependent of how large the specification limit is'.
AVBE(sat) and AVCE(sat) = ±50 mVdc from previous test value or ±10% of the specification l imit whichever
is greater' . :
Delta criteria should always be specified before and after Power Burn-In and HTRB, but can be useful before
and after any screening test as indicated in the individual screening tests. In addition, 100 percent Electrical
Testing should be performed prior to and following completion of screening.
MOS FET. Electrical Testing is essential in the determination of the quality of a MOS FET. As has been
shown in other screening tests IDSS, ISDS, IG(f), ID(on), rds(on) VDS(on), J Y f 5 j , and VGS(th) are those electrical
tests required at various times to verify the status of various enhancement mode MOS FET. IGSS, IGDS, IDGO-
ID(on), IDSS, |Y (s |,-j YO SJ, and VGS(off) are those electrical tests required at various times to verify the status of
certain depletion and depletion-enhancement mode MOS FET. In addition to the above electrical tests, BVDSS,
Bases' BVGDO, BVGSO, and/or BVOBO should be tested as these functions must meet certain minimum requirements
for actual MOS FET operation, and have "riot been specifically checked in the other electrical tests. Naturally,
most MOS FET, regardless of type, will not have all the above electrical tests specified.
The objective of electrical testing, aside from verifying specification requirements, is in determining the delta
shift . Delta shift is the amount that a measured electrical parameter has changed between any two electrical
tests, such as Pre- and Post-Burn-In electrical tests.
The delta shift of MOS FET electrical parameters is usually limited as shown below.
a. Enhancement Mode (Type C) MOS FET
AIDSS, ISDj, and IG(f) = ±100% of the previous test value or ±10% of the specification limit, whichever
i s greater . . . .
Ards(on), ID(on), and J Y f s j = ±10% of the previous test value .
AVGS(th) = ±10% of the previous test value .
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b. Depletion (Type A) and Depletion • Enhancement (Type B) Mode MOS FET.
AIOSS, IGBS, and IQQQ = ±100% of the previous test value or ±10% of the specification limit whichever
is greater .
AIDSS, ID(on), |Yfs|and JY0|| = ±10% of the previous test value3.
AVGS(off) = ±10% of the previous test value3.
Delta criteria should always be specified before and after Power Burn-In and HTRB, but can be useful before
and after any screening test as indicated in the individual screening tests.- In addition, 100 percent Electrical
Testing should be performed prior to and following completion of screening.
JFET. Electrical testing is essential in the determination of the quality of a JFET. As has been shown in other
screening tests IGSS, IGDS, IQQQ, IDSS, VDS(on), rds(on), |Y(j|, |YOS|, and Vp are those electrical tests required at
various times to verify the status of JFET. In addition to the above electrical tests, BVDSS, BVSD$, BVCDO,
BVGSO, and/or BVGSS should be tested as these functions mus- meet certain minimum requirements for actual
JFET operation, and have not been specifically checked in the other electrical tests. Naturally, most JFET will
not have all the above electrical tests specified.
The objective of electrical testing, aside from verifying specification requirements, is in determining the delta
shift. .Delta shift is the amount that a measured electrical parameter has changed between any two electrical
tests, such as Pre- and Post-Burn-In electrical tests.
The delta shift of JFET electrical parameters is usually limited as shown below.
A'oss- 'CDS- 'DGO = ± '^0% of the previous test value or ± 10% of the specification limit whichever
is greater.
AIDSS, VDS (on), rd$ (on), |Yfi|,|Y0||, and Vp = ±10% of the previous test value3.
Delta criteria should always be specified before and after Power Burn-In and HTRB but can be useful before and
after any screening test as indicated in the individual screening tests. In addition, 100 percent electrical testing
should be performed prior to and following completion of screening.
9. RADIOGRAPHIC INSPECTION (X-RAY)
Radiographic inspection of transistors is normally performed on a' 100 percent basis following completion of the
preceding screening tests. The objective of X-ray inspection is the detection of internal conductive particles,
excessive internal . lead lengths or. any other internal anomaly which may affect the reliable operation of the
transistor that is detectable by X-ray.
10. VISUAL EXAMINATION - EXTERNAL
External visual examination of transistors is normally performed on a 100 percent basis as a final screening test.
External visual inspection is performed to detect package defects, marking defects and external lead defects.
NOTE:
3. Actual test value shall not exceed the specification limit.
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BIPOLAR TRANSISTORS
CHARACTERISTICS
The distinguishing feature of a transistor, as a semiconductor device, is the ability to provide power or voltage amplification., ,. ..,
This ability is most often expressed as a ratio of the collector current to the'emitter current (alpha in common'base.' '.
circuits) or ' the collector current to the base current (beta in common emitter circuits). The value of alpha or belays
affected by the temperature and the operating frequency. • .
Temperature Effects. As the operating temperature of a transistor increases so does the "alpha" and the "beta" with
alpha approaching unity current gain. The maximum normal temperature, wherein transistor action is expected, is 85°C
for germanium and I50°C for silicon. Conversely, the forward current transfer ratio decreases as the operating temperature. .
decreases. The minimum temperature at which a useful beta can be expected is -65°C.
Frequency Effects. As the operating frequency of a transistor increases the forward current transfer ratios (alpha and
beta) decrease. The "cutoff frequency" being that frequency at which the value of alpha (for common base) or beta
(for a common emitter circuit) drops to 0.707 times the value at one kilohertz. The frequency effects on'beta.can also , '• '- .
be expressed using the "gain bandwidth product", the frequency at which the common emitter current gain is one
Additional Characteristics. Other electrical characteristics such as "collector reverse leakage" ICBO and "base-emitter
voltage" V f iE vary with temperature, ICBO doubling for every 8 to IO°C of temperature increase.
Still other electrical characteristics such as collector capacitance (Cob, Coc) contribute to poor transistor high frequency
response. i
Package Characteristics. The performance of transistors in equipment depends on several factors besides the basic
electrical characteristics. The two most important factors being the design and fabrication of the transistor as well as
the type of circuit used. This section will deal with the former two realizing that the latter, circuit design, may be a
major cause of transistor problems but that it is not normally included in ALERT reports.
Transistors have been made using several techniques in an attempt to construct two parallel P-N junctions with controlled
spacing and impurity levels. The various basic techniques are presented below in an approximate order of appearance
with respect to time.
1. Point Contact
2. Grown Junction
.V Alloy Junction
4 . Diffused Junction . - . . . -
5. Planar
6. Epitaxial
The next subsection (describing problems and failure mechanisms found in transistors caused by design deficiency, lack
of process control, and inadequate quality control) contains a drawing, a materials list, and a manufacturing flow diagram
for the latest type of transistor technique — planar epitaxial.
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BIPOLAR TRANSISTORS
DESIGN AND PRODUCTION CONSIDERATIONS
Failures Related to Process. A typical bipolar transistor (Figure 18-1) and a typical -assembly flow. (Figure 18-2) are
presented together with the suggested controls required to assure a reliable product. The "Critical Process" is defined
for each of the manufacturing steps. Relationship is established between failure causes and the manufacturing process.
Having experienced a specific problem, one could identify those manufacturing steps with potential for contributing to
the failure.
Assembly Flow. A typical manufacturing flow for transistors is presented together with the process name and the
constituent added. Included in the typical manufacturing flow is a listing of the significant variable for each process; a
significant variable is one which if not closely controlled will result in an inferior if not useless product. Circled numbers
in the constituent added column are directly related to the circled numbers in the typical drawings.
Assembly Precautions. Contamination, conductive and nonconductive, is the greatest cause of transistor failure and is
directly related to the assembly process. As such, one should assure that specific in-process inspection and testing be
designed so as to eliminate and/or detect contamination.
The following is a partial list of the most probable sources of contamination:
1. Conductive Contamination
a. Wire Bonding Process (bits of loose wire)
b. Chip Bonding Process (loosely attached expulsion or die bonding material drawn across die by tweezers)
c. Can-to-Header Welding Process (weld splash)
2. Nonconductive Contamination
a. Sealing Process (moisture sealed in)
d. Cleaning Processes (corrosive chemical residue)
c. Chip Passivating Process (contaminants in passivation material)
TYPICAL BIPOLAR TRANSISTOR (Planar Epitaxial) DESIGN (Figure 18-1)
ITEM ITEM NAME MATERIAL OF CONSTRUCTION
I Can Gold plated Kovar, TO-18
Gold2
3.
4
5
6
7
8
Base Interconnect
Wire
" Collector Lead to
Header Weld
Header
Glass Seal
Collector Lead
Emitter Lead
Header Orientatioi
Gold plated Kovar
#5072 or equivalent glass
Kovar
Kovar
Tab
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ITEM ITEM NAME
9 Emitter Interconnect
Wire
10, 13 Chip to Header Scrub
Bond
11 Base Post
12 Header
13. 10 Gold Bond Between
Header and Chip
14 Collector
15 Base Diffusion
16 Emitter Diffusion
17 Passivation
18 Emitter Metallization
19 Base Metallization
20 Epitaxial Layer
21 Annular Ring
Diffusion
MATERIAL OF CONSTRUCTION
Gold
Kovar
Kovar, TO-18
Phosphorous doped silicon
Boron doped silicon
Phosphorous doped silicon
Silicon dioxide
Vacuum deposited aluminum
Vacuum deposited aluminum
Heavily phosphorous doped silicon
Phosphorous doped silicon
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Figure 18-1. Typical Bipolar Transistor (Planar Epitaxial)
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FLOW DIAGRAM
MATFRIAI MANUFACTURINGMATERIAL
 OPERATION CRITICAL PROCESS
Epitaxial Wafer | : [ Clean water | Removal of contamlnatlonjind
- 1 1 r uniformity of finished surface •
Photoresist, Base
Mask Photoresist process - base(iy '
Dopant | 1 Base predeposition |
Photoresist, Emitter
and Annular Ring Mask
'
Dopant | — ^ ^/gy
Measure V/I |
Clean wafer * ]
Base drive-in 1
Measure V/I
Photoresist process - emitter
and annular ring
1
Clean wafer I
Emitter and annular ring
diffusion
Spin speed, temperature, mask
contact pressure, exposure,
time, and development
Time, temperature, humidity,
source, and furnace profile
Probe pressure
Wafer cleanliness
Time, temperature, and
humidity
Probe pressure
Spin speed, temperature, mask
time, and development
Wafer cleanliness
Time and temperature
Clean wafer | Wafer cleanliness -
(18) • j
Aluminum | ^^ — — | Aluminum evaporation |
M9) ' r '
Photoresist, Metal
Removal *
Photoresist process — metal
removal
Clean wafer |
Aluminum alloying
Test wafer
Pressure (vacuum)
Spin speed, temperature, mask
contact pressure, exposure,
time, and development
— — Wafer cleanliness
Time and temperature
Back lap 1 Grit size and time
Gold — >^r— 1 Gold evaporation 1 Pressure (vacuum)1
 ' MS) I —• '
1009! test
Scribe and break
Header | -^=— Chip attach
( 2\ 1 l--- 1
Internal Leads ~ Wire bond
*cV
100% visual
Point pressure
Temperature
Temperature and pressure
Inspector training and vision
Wash and bake 1 Cleanliness
~ ~| ( 1 \ r~. ,, • ~| N9 atmosphere, pressure, andCan | *O— — Weld on can . ^
High temperature storage
Temperature cycling
100% screening
Group "A" and "B" sample
testing
Mark, pack, and ship
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
1
B3
B3
B4
B4
B5.6
all
A5;
Bl,2
all
B3
Bl,2
Al ,2
SHORT
II
E4
E4
E3,4
El
E4
E4 -
El
E4
E4
E3,4
E2
all
E5
all
El
E5
B
B
Al,2
A2;
C
PAR
DEV
III
A9;
B5
A9;
B5
Al,8,9;
B5
A7 ;
B2
A9;
BS
A9;
BS
A7;
B2
A9;
B5
A9;
B5
A8.9;
B5
B4
B4
B4
A 10
A 10
all
B3 _
all
A7;
B2
B4
Bl
A2,4
A2.4.5
MECH
ANOM
IV
Al.2,3,
4,5;
Bl,2,3
B4.5
NOTE: For items (T) through (21) see Fig. 18-1.
Figure 18-2. Bipolar Transistor • Typical Assembly Flow with Related Problem Codes
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BIPOLAR TRANSISTORS
FAILURE ANALYSIS TECHNIQUES
General. Failure analysis is performed to establish remedies for the cause of component failure. It is used to define
changes, where required, in component application criteria and/or installation and testing procedures. Very often it
reveals subtle modifications in component manufacturing materials and processes and/or screening that can enhance
application capability of the component. Failure analysis findings can show the need for transistor redesign (improvement
in materials, processes and controls) and, most important, the need for proper part application.
Predominant Failures. Misapplication, whether caused by a marginal circuit design or the improper application of power
during use, is the greatest cause of transistor failure. Burn marks, melted leads, unusual discoloration, massive cracks
with burning and/or discoloration are the usual indications of misapplication. Misapplication can also occur in the
mounting of the transistor. Indications of improper mounting application would be corrosion of external leads, cracking
of the lead-to-header seal resulting in destruction of the hermetic seal, and shorting of external leads to the package.
It is important to note that the collector is almost always connected to the transistor case, a fact which has resulted in
the collector being shorted to case ground, to other unrelated collector circuits (through common heatsinks), circuit board
traces, etc.
Dissection Precautions. Grinding and polishing, if not performed in small increments, can easily pass through the failed
area without detecting its presence.
Failure Analysis Flow. The failure analysis flow which follows provides for maximum nondestructive evaluation of the
failed part prior to decapping and subsequent dissection.
Relationship to Failures. .Where it is relevant, each step of the failure analysis procedure (Figure 18-3) is related to one
of the four major problem areas and their causes by a coding system which is defined on the foldout in the Appendix.
Thus, one experiencing a specific type of failure can identify those steps in the failure analysis most likely to reveal the
problem.
NOTE
RECORD AND/OR PHOTOGRAPH ALL OPERATIONS AND ANOMALIES DURING THE FAILURE
ANALYSIS PROCEDURE.
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TEST/EXAMINATION
NONDESTRUCTIVE
MECHANICAL
1
External Visual
Examination
Radiographic
Inspection
PROBLEM AREA
VERIFICATION
Preliminar
Electrical
Measureme
y
;nts
PROCEDURE
IF
NONVERIFIED
FAILURE
-
Complete Electrical
Measurements
PROBLEM CAUSE
VERIFICATION
V WHEN
\ FAILURE
N. IS
LOOK\
FOR N.
Note and photograph I.D. and
damage
X-ray in three mutually perpendicular
X-rays to be capable of showing a one
particle
planes,
mil
Measure BVCBO, VBC, BVCEQ, VEC,BVEBO
VBE and h j-E at low current levels while
observing on an oscilloscope
Perform all electrical measurements per
specification including high/low temperature.
Intermittents may receive additional
environmental processing.
1 : 1
IF
OPEN VERIFIED
Decap the
Transistor
Lead Pull Test
Dissect, E
Examinatic
tch and
n
Materials Analysis,
Spectrographic Analy-
sis, Microprobe
Analysis, and Scanning
Electron Microscope
Analysis
Inspect the interior with and without the aid
of a microscope
Reverify open condition. Lead must b
at =» a predetermined minimum. Bone
remain intact
reak
s must
Reverify open with microprobes. Inspect
each section with and without the aid of a
microscope. Sections to be small to avoid
grinding through the failure
May be done in conjunction with decapping or
dissection. Identify /analyze all foreign _
material not otherwise identifiable
RELATED PROBLEM CODE
(see foldout in the Appendix)
OPEN
I
C
A1.2
all
A1.2,
3,4;
B1.3,
4, 5, 6
Al.2,3,
5
A4.5;
B2,3
Al.2,3,
Bl.2,3,
4,5,6
SHORT
II
C.D
A1.2,
B;
E5
all
A1.2;
B;
El, 2,
3, 5
El.3,4,
5
A1.2;
B;
El, 2, 3
4,5
PAR
DEV
III
A3, 5
A4;
Bl
all
A4.7,
8,9;
Bl,2,4,5
Bl,4
Al.6,7,
8,9,10;
B2,3,5
Ai,4,67
7,8,9,
10;
Bl.2,3,
4,5
MECH
ANOM
IV
Al.2,3
4,5;
Bl.2,3,
4.5
Figure 18-3. Bipolar Transistor • Typical Failure Analysis Flow with Related Problem
Codes
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TEST/EXAMINATION PROCEDURE
\ WHEN
\ FAILURE
N. is
LOOK N
FOR
1
IF
SHORT VERIFIED
Check Hermetic
Seal
Decap the
Transistor
Metallizatl
Removal
Dissect, E
Examinatio
jn
tch and
n
Materials Analysis,
Spectrographic Analy-
sis, Microprobe
Analysis, and Scanning
Electron Microscope
Analysis
"I
(
Check fine and gross leak rate
Inspect the Interior with and without the aid
of a microscope
Remove chip metallization and mlcroprobe
the bare chip. Improvement suggests:
Inspect each section with and without the
aid of a microscope. Sections to be small to
avoid grinding through the failure
May be done in conjunction with decapping,
metallization removal and/or dissection.
Identify /analyze all foreign material not
otherwise Identifiable.
1
IF
ELECTRICAL PARAMETER
DEVIATION VERIFIED -
Check Hermetic
Seal
Bake at Me
Rated Ston
Tempera tu
Lximum
ige
re
Clean Exterior
Temperature Cycle
Decap the Transistor
Vacuum Bake at Max-
imum Rated Storage
Temperature
Clean Chip
Remove M
Oxide
-
etallization
i ,
Dissect, Etch and
Examination
Materials Analysis,
Spectrographic Analy-
sis, Microprobe
Analysis, and Scanning
Electron Microscope
Analysis
1
f
Check fine and gross leak rate
Determine if condition Improves following
48 hour bake
Determine if condition improves following
thorough cleaning. Improvement suggests:
Monitor faulty parameter while temperature
cycling. Improvement suggests:
Inspect the interior with and without the aid
of a microscope
Cool in a dry ambient atmosphere.
Improvement suggests:
Improvement suggests:
Improvement suggests:
Inspect each section with and without
magnification. Sections must be in small
increments so as to avoid grinding through the
failed area
May be done in conjunction with decapping
or dissection. Identify /analyze all foreign
material not otherwise identifiable
\
»•
»
— »•
RELATED PROBLEM CODE
(see foldout in the Appendix)
OPEN
I
C
Al,2,3j
Bl,3,4,5,6
84,5,6
A4.S;
B2,3
Al, 2, 3,4,5;
Bl, 2, 3, 4,5, 6
C
A3, 4;
B3
Al,2.3j
Bl,3,4,5,6
B4.S.6
A4.5;
B2.3
Al.2,3,4,5;
Bl, 2, 3, 4,5, 6
SHORT
II
C
Al, 2;
B;
£1,2,3,4,5
E2,3
El, 3,4,5
A1.2;
B;
El, 2. 3, 4,5
C
D
Al,2;
B;
El
A1.2;
B;
El, 2, 3, 4,5
A (all)
E2,3
El,3,4,5
A1.2;
B;
E;,2,3,4,5
PAR
DEV
III
A5
A4,7,8,9; .
Bl,2,4,5
AS;
B4
Al,6,7,8,
9,10;
B2,3,5
Al,4,6,7,
8,9,10;
Bl, 2,3,4, 5
AS
Al
A3
A2.4.7;
Bl, 2
A4, 7,8, 9;
Bl, 2,4,5
A2
A4
A8;
B4
Al-,6,7,8,
9,10;
B2.3.5
Al,4,6,7,
8,9,10;
81,2,3, 4,
5
MECH
ANOM
IV
B2,3
B2,3
Figure J8-3. Bipolar Trantittor - Typical Failure Analytii Flow with Related Problem
Codes
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METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
CHARACTERISTICS
The most distinguishing feature of a MOS FET as a semiconductor device is the extremely high input impedance
(expressed as gate to source current). Gate to source current in a MOS FET is not affected by the polarity of the
voltage source and will be in the order of I (Mo 100 picoamperes maximum, i.e., with a voltage source of ±25Vdc the
input resistance would be 4 x 10 ' to 4 x 10 " ohms minimum. A special handling problem is associated with this high
input resistance in that, prior to installation, the leads must be shorted together to avoid damage by an accumulation of
excess static charge.
The metal-oxide-semiconductor field-effect transistor uses a metal gate electrode separated from the semiconductor material
by an insulator. This insulated gate can deplete and/or enhance the conductivity of the channel without increasing
steady-state input current or reducing power gain.
Three types of MOS FET are possible. These are: The type "A" depletion MOS FET, the type "C" enhancement
,mode MOS FET, and the type "B" depletion and enhancement mode MOS FET. In the depletion type, charge carriers
are available in a "channel" between the drain and source when no gate voltage is available. Application of a gate
voltage "depletes" the "channel" of charge carriers thereby reducing the drain to source conductivity. In the enhancement
mode MOS FET there are no charge carriers in the channel until the gate is forward biased. Forward biasing of the
gate provides charge carriers to the "channel" thereby enhancing the, drain to source conductivity. The type "B" MOS
FE) is in fact the result of a type of application rather than a specific design. That is, when a type "A" depletion
mode MOS FET gate is forward biased additional charge carriers are available thereby enhancing the channel conductivity.
Therefore, all depletion mode MOS FET are in fact type "B" depletion-enhancement mode devices.
The next subsection describes problems and failure mechanisms found in MOS FET caused by design deficiency, lack of
process control, and.inadequate quality control. It contains a drawing, a materials list, and a manufacturing flow chart
for an enhancement mode MOS FET. The depletion mode MOS FET is manufactured in the same manner except for
an additional channel diffusion process. "
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METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
DESIGN AND PRODUCTION CONSIDERATIONS
Failures Related to Process. A typical enhancement mode MOS FET (Figure 18-4) and a typical assembly flow (Figure
18-5) are presented together with the suggested controls required to assure a reliable product. The "Critical Process" is
defined for each of the manufacturing steps. Relationship is established between failure causes and the manufacturing
process. Having experienced a specific problem, one could identify those manufacturing steps with potential for
contributing to the failure.
Assembly Flow. A typical manufacturing flow for a MOS FET is presented together with the process name and the
constituent added. Included in the typical manufacturing flow is a listing of the significant variable for each process; a
signif cant variable is one which if not closely controlled will result in an inferior if not useless product. Circled numbers
in the constituent added column are directly related to the circled numbers in the typical drawing.
Assembly Precautions. Contamination, conductive and nonconductive, is the greatest cause of MOS FET failure directly
rela ed to the assembly process. As such, one should assure that specific in-process inspection and testing be designed
so as to eliminate and or detect contamination.
The following is a partial list of the most probable sources of contamination:
1. Conductive Contamination
a. Wire Bonding Processes (bits of loose wire)
b. Chip Bonding Process (loosely attached expulsion or die-bonding material drawn across die by tweezers)
c. Can-to-Header Welding Process, (weld splash)
2. Nonconductive Contamination
a. Sealing Process (moisture sealed in)
b. Cleaning Processes (corrosive chemical residue)
c. Chip Passivating Process (contaminants in passivating material)
{CAUTION |
HANDLING. IN ADDITION TO THE CAUTION NOTES BELOW, SEE PAGE 17-37 FOR HAN-
DLING PRECAUTIONS.
MOS FIELD-EFFECT TRANSISTORS HAVE EXTREMELY HIGH INPUT RESISTANCE. THEY
CAN BE DAMAGED BY THE ACCUMULATION OF EXCESS STATIC CHARGE. AVOID
POSSIBLE DAMAGE TO THE DEVICES WHILE HANDLING, TESTING, OR IN ACTUAL
OPERATION, BY FOLLOWING THE PROCEDURES OUTLINED BELOW:
I., TO AVOID THE BUILD-UP OF STATIC CHARGE, THE LEADS OF THE DEVICES SHOULD
REMAIN SHORTED, TOGETHER EXCEPT WHEN BEING TESTED OR USED.
2. AVOID UNNCESSSARY HANDLING. PICK UP DEVICES BY THE CASE INSTEAD OF THE
LEADS.
3. DO NOT INSERT OR REMOVE DEVICES FROM CIRCUITS WITH THE POWER ON BECAUSE
TRANSIENT VOLTAGES MAY CAUSE PERMANENT DAMAGE TO THE DEVICES.
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TYPICAL MOS FET (ENHANCEMENT MODE) DESIGN (Figure 18-4)
ITEM
I
2
3
4
5
6
' 7
8
9
10
I I
12
13
14
15
16
17
18
19
ITEM NAME
Can
Drain Internal Lead
Gate Internal Lead
Chip
Header
. Seal
Case Lead
Gate Lead
Drain Lead
Source Lead
Chip-to-Header Scrub
Bond
Source Internal Lead
Gate Metallization
Source metallization
Drain Metallization
Passivation
Substrate
Drain Diffusion
Source Diffusion
MATERIAL OF CONSTRUCTION
Grade "A" nickel, TO-18
^99.9% Gold, 1 mil diameter
99.9% Gold, 1 mil diameter
Silicon
Kovar, gold plated
Type D-120 glass
Kovar (butt welded), gold plated
Kovar, gold plated
Kovar, gold plated
Kovar, gold plated
Gold silicon eutectic
99.9% Gold, 1 mil diameter
Vacuum deposited aluminum
Vacuum deposited aluminum
Vacuum deposited aluminum
Silicon dioxide and silicon nitrate
Boron doped silicon
Heavily phosphorous doped silicon
Heavily phosphorous doped silicon
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Figure 18-4. Typical MOS FET (Enhancement Mode)
18-25
FLOW DIAGRAM
MATERIAL T^TION^ CRITICAL PROCESS
^
Clean wafer
Photoresist
Drain Mask
(18)
(19)
1^3;
©
(15)
Photoresist
Removal
Photoresist process -
source and drain
Source and drain
predeposition
Measure V/I
f
Clean wafer
Source and drain
diffusion
Measure V/I
Clean wafer
Aluminum evaporation
Photoresist process —
metal removal
Clean wafer
Aluminum alloying
Test wafer
i
Removal of contamination and
uniformity of finished surface
Spin speed, temperature, mask
- contact pressure, exposure time,
and development
Time, temperature, humidity,
source, and furnace profile
— Probe pressure
— Wafer cleanliness
— Time, temperature, and humidity
— Probe pressure
— Wafer cleanliness
— Pressure (vacuum)
Spin speed, temperature, mask
— contact pressure , exposure time,
and development
— Wafer cleanliness
— Time and temperature
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
B3
B3
B4
B4
B5,6
all
SHORT
II
E4
E4
E3,4
El
E4
E3,4
El
E2
all .
PAR
DEV
III
A9;
B5
A9;
B5
A8,9,ll;
B5
A7;
B2
A9;
B5
A8,9, 11;
B5
A7;
B2
B4
B4
B4
A10
A10
all
MECH
ANOM
TV
r-
Figure 18-5. MOS FET - Typical Assembly Flow with Related Problem Codes
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FLOW DIAGRAM
..ATI-CHI MANUFACTURING
MATERIAL OPERATION
Hack lap
(^in
Gold evaporation
100'jf test
Scribe and break
(*)
Chip alUich
Leads r*r\ Wire lx>nd
100% visual
Wash and bake
High temperature storage
Temperature cycling
100% screening
Group "A" and "B" sample
testing
'
Mark, pack and ship
CRITICAL PROCESS
— Grit size and time
— Pressure (vacuum)
— Point pressure
— Temperature
— Temperature and pressure
Inspector training and vision
— Cleanliness
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
A5;
Bl,2
all
B3
Bl,2
Al,2
SHORT
II
E5
all
El
E5
B
B
Al,2
A2;C
PAR
DEV
III
B3
all
A7;
B2
B4
Bl
A2,4
A2.4.5
MECH
ANOM
IV
Al,2,3,
4,5;
Bl.2.3
B4.5
Figure 18-5. MOS FET - Typical Assembly Flow with Related Problem Codes
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METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
FAILURE ANALYSIS TECHNIQUES
General. Failure analysis is performed to establish remedies for the cause of component failure. It is used to define
changes (where required) in component application criteria and/or installation and testing procedures. Very often it
reveals subtle modifications in component manufacturing materials and processes and/or screening that can enhance
application capability of the component. Failure analysis findings can show the need for transistor redesign (improvement
in materials, processes, and controls), and, most important, the need for proper part application.
Predominant Failures. Misapplication, whether caused by a marginal circuit design or the improper application of power
during use, is the greatest cause of MOS field-effect transistor failure.
Burn marks, melted leads, unusual discoloration, massive cracks with burning and/or discoloration are the usual indications
of misapplication. Misapplication can also occur in the mounting of the transistor. Indications of improper mounting
application would be corrosion of external leads, cracking of the lead-to-header seal resulting in destruction of the
hermetic seal, and shorting of external leads to the package.
Dissection Precautions. Grinding and polishing, if not performed in small increments, can easily pass through the failed
area without detecting its presence.
Failure Analysis Flow. The failure analysis flow which follows provides for maximum nondestructive evaluation of the
failed part prior to decapping and subsequent dissection.
Relationship to Failures. Where it is relevant, each step of the failure analysis procedure (Figure 18-6) is related to one
of the four major problem areas and their causes by a coding system which is defined on the foldout in the Appendix.
Thus, one experiencing a specific type of failure can identify those steps in the failure analysis most likely to reveal the
problem.
NOTE: I, Record all operations and photograph all anomalies during the failure analysis procedure.
2. Be sure that the extremely high gate input impedance is not misinterpreted as an open circuit
condition.
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TEST/ EXAMINATION PROCEDURE
NONDESTRUCTIVE
MECHANICAL
1
External Visual
Examination
Radlograpl
Inspection
lie
1
PROBLEM AREA
VERIFICATION
Preliminary
Electrical
Measurements
I
NONVERII
N. WHEN
N. FAI
LOOK ^
FOR
Note and photograph I. D. and damage
X-ray In three mutually perpendicular planes.
X-rays to be capable of showing a one mil
particle
Meaaure BV^. BV^, BVGDO, BVGSO>
BVGBO' ^fsl' and 1D (°n) at lOW current
levels while observing on an oscilloscope
F
'IED FAILURE
Complete
Electrical
Measurements
PROBLEM CAUSE
VERIFICATION ..
Perform all electrical measurements per
specification including high/low temperature.
Intermittents may receive additional
environmental processing.
_- IF
OPEN VERIFIED
Decap the
Lead Pull
Transistor
Test
Dissect, Etch and
Examination
Materials Analysis,
Spectrographlc Anal-
ysis, Microprobe
Analysis, and Scanning
Electron Microscope
Analysis
J
si
Inspect the Interior with and without the aid
of a microscope
Reverlfy open condition, lead must b
at > a predetermined minimum. Boi
remain intact
reak
ids must
Reverlfy open with mlcroprobes. Ini
each section with and without the aid
a microscope. Sections to be small
grinding through the failure
spect
of
to avoid
May be done In conjunction with decapplng
or dissection. Identify/ analyze all foreign
material not otherwise Identifiable
LURE
s
>
^p
RELATED PROBLEM CODES
(see foldout In the Appendix)
OPEN
I
C
A1.2
all
Al.2,3,
4i
Bl.3,4,
5,6
Al.2,3,
5
A4.5;
B2.3
Al.2,3,
4,5;
Bl.2,3,
4,5.6
SHORT
II
C, D
A1.2;
B;
E5
all
A1.2;
B;
El.2,3,
5
El, 3,
4,5
A1.2;
B;
El, 2,3,
4.5
PAR DEV
in
A3, 5
A4,
Bl
all
A4,7,
8,9;
B1.2,
4,5
Bl,4
A7.8,
9,10;
B2.3.
5
A4.7,
8,9.10;
B1.2,
3,4,5
MECH
ANOM
IV
A1.2,
3,4,5;
B1.2,
3,4,5
Figure 18-6. MOS F£T - Typical Failure Analysis Flow with Related Problem Codes
18-29
TEST/EXAMINATION PROCEDURE
\.^WHEN
\FAII
LOOK N
FOR
IF
SHORT VERIFIED
Check Hermetic Seal
Decap the Transistor
Metallization Removal
Dissect, Etch and
Examination
. Materials i
' Spectrogra
ysis, Micr
Analysis, i
Electron M
Analysis
Vnalysis,
phic Anal-
oprobe
ind Scanning
icroscope
"1
I
Check fine and gross leak rate
Inspect the interior with and without the aid
of a microscope
Remove chip metallization and microprobe
the bare chip. Improvement suggests:
Inspect each section with and without the
aid of a microscope. Sections to be small to
avoid grinding through the failed area
May be done in conjunction with decapping,
metallization removal and/or dissection.
Identify /analyze all foreign material not
otherwise identifiable
IF
ELECTRICAL PARAMETER
DEVIATION VERIFIED
Check Hermetic Seal
.
Bake at Maximum Rated
' Storage Temperature
Clean Exterior
' Temperature Cycle
Decap the Transistorj
Vacuum Ba
imum Ratec
Temperatu
Clean Chip
ke at Max-
i Storage
re
Remove Metallization
and Oxide
Dissect, Etch and
Examination
|I
Materials Analysis,
Spectrographic Anal-
ysis, Microprobe
Analysis, and Scanning
Electron Microscope
Analysis
-
Check fine and gross leak rate
Determine if condition Improves following
48 hour bake
Determine if condition Improves following
thorough cleaning. Improvement suggests:
Monitor faulty parameter while temperature
cycling. Improvement suggests:
Inspect the interior with and without the aid
of microscope
Cool in a dry ambient atmosphere. Improve-
ment suggests:
Improvement suggests:
Improvement suggests:
Inspect each section with and without
cation. Sections must be in small inc
so as to avoid grinding through the fal
magnifi-
rements
lure
May be done In conjunction with decapping
or dissection. Identify /analyze all foreign
material not otherwise Identifiable
-
-URE
S
\
REIATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
C
Al.2,3;
Bl.3,4,
5,6
84,5,6
A4.5;
B2.3
Al,2,3,4,
5;
Bl.2,3,
4,5,6
C
A3, 4;
B3
Al.2,3;
Bl,3,4,5,6
B4,5,6
A4.S;
B2,3 -
Al,2,3,4,
5;
Bl.2,3,4.
5,6
SHORT
II
C
A1,2;B;
El, 2,3, 4,
5
E2,3
El, 3, 4, 5
A1.2;
B;
£1,2,3,4,5
C
D
A1.2;
BjEl
A1,2;B;
El, 2,3, 4, 5
A (all)
E2.3
El, 3, 4, 5
Al, 2;B;
El, 2,3,4,
5
PAR DEV
ni
A5
A4,7,8,9;
Bl,2,4,5
A8;B4
A7.8.9, 10;
82,3,5
A4,7,8,9,
10,
81,2,3,4,
5
AS
all
A3
A4.7;
81,2
A4,7,8,9;
81,2,4,5
A2
A4
A8;
B4
A7.8.9, 10;
82,3,5
A4.7.B.9,
10;
Bl, 2,3,4,5
MECH
ANOM
IV
B2,3
B2,3
Figure 18-6. MOS FET • Typical Failure Anal/tit Flow with Related Problem Codes
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JUNCTION FIELD EFFECT TRANSISTORS (JFET)
CHARACTERISTICS
The JFET differs distinctly from the conventional junction transistor because its operation depends upon the flow of
majority carriers only. Therefore, it falls into the class of unipolar transistors, or those in which only one type of
carrier predominates. If is a normally "on" device, i.e., a conducting channel of "N" or "P" semiconductor material
connects the source-to-drain even in the absence of a gate-to-source voltage (VGS). The channel will conduct in either
direc ion. As voltage is applied between gate and source (positive for P-channel and negative for N-channel), the channel
depletes, thereby reducing drain to source conduction. The magnitude of VGS required to reduce channel conduction to
"zero" is called pinch off voltage (Vp).
Input impedance of a JFET is resistive, appearing as a reverse biased diode (approximately 10 ohms), whereas the
input impedance of a MOS FET is capacitive.
Temperature Effects. IGSS, the total gate leakage current flowing from gate to channel with VDS = 0, doubles for
approximately every 10°C increase in temperature. Vp, gate-to-source voltage required to pinch off the channel, increases
by about 2.2 mV/°C with increasing temperature for both P- and N-channel types.
Mechanical Characteristics. Several process techniques are available for the manufacture of JFET - predominant are the
double diffused and epitaxial diffused techniques. The next subsection describes problems and failure mechanisms found
in JFET caused by design deficiency, lack of process control, and inadequate quality control; and contains a drawing, a
materials list, and a manufacturing flow diagram for a typical N-channel epitaxial-diffused JFET.
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JUNCTION FIELD-EFFECT TRANSISTORS
DESIGN AND PRODUCTION CONSIDERATIONS
Failures Related to Process. A typical N-channel JFET (Figure 18-7) and a typical assembly flow (Figure 18-8) are
presented together with the suggested controls required to assure a reliable product. The "Critical Process" is defined
for each of the manufacturing steps. Relationship is established between failure causes and the manufacturing process.
Having experienced a specific problem, one could identify those manufacturing steps with potential for contributing to
the failure.
Assembly Flow. A typical manufacturing flow for a JFET is presented together with the process name and the constituent
added. Included in the typical manufacturing flow is a listing of the significant variable for each process; a significant
variable is one which if not closely controlled will result in an inferior if not useless product. Circled numbers in the
.constituent added column are directly related to the circled numbers in the typical drawing.
Assembly Precautions. Contamination, conductive and nonconductive, is the greatest cause of JFET failure directly
related to the assembly process. As such, one should assure that specific in-process inspection and testing be designed
so as to eliminate and or detect contamination.
The following is a partial list of the most probable sources of contamination:
I. Conductive Contamination
a. Wire Bonding Processes (bits of loose wire)
b. Chip Bonding Process (loosely attached expulsion or die-bonding material drawn across die by tweezers)
c. Can-to-Header Welding Process (weld splash)
1. Nonconductive Contamination
a. Sealing Process (moisture sealed in)
b. Cleaning Processes (corrosive chemical residue)
• c. Chip Passivating Process (contaminants in passivating material)
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ITEM
TYPICAL JFET (N-CHANNEL) DESIGN (Figure 18-7)
ITEM NAME MATERIAL OF CONSTRUCTION
1
2
3
4
5
6
7
8
9
10
1 1
12
13
14
15
16
17
18
19
20
21
22
23
24
Can
Source Lead
Drain Interconnect
Wire
Chip
Header
Glass Seal
Gate Lead
Die Attach Area
Butt Weld Area
Index Tab
Epitaxial Silicon
(Channel)
.Drain Diffusion Area
Drain Metallization
Passivation Layer
Gate Lead
Gate Lead Plating
Solder Preform
Metallized Backing
Silicon Substrate
Gate Diffusion
Source Metallization
Drain metallization
Drain Pad
Drain Interconnect
Nickel - electronic grade A
Gold plated Kovar
Aluminum wire (99 percent) or
Gold wire (99.99 percent), 1 mil
Doped silicon
Gold (50 n inch) plated Kovar
Type 7052 or equivalent
Gold plated Kovar
Extension of header
N-type (phosphorous dopant)
N + type (phosphorous dopant)
Vacuum deposited a luminum
Silicon dioxide SiO,)
Gold plated Kovar
Electrolysis deposited gold
Vacuum deposited gold
P-type (boron dopant)
P-type (boron dopant)
Vacuum deposited aluminum
Vacuum deposited aluminum
Vacuum deposited aluminum
Aluminum wire (99 percent) or
Wire Bonded to Pad Gold wire (99.99 percent), I mil
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JFET
FLOW DIAGRAM
MATERIAL M^U^CTmiNG CRITICAL PROCESS
Wafer | j Clean wafer
.|
Photoresist-
Isolation Mask
Dopant I
Photoresist-
Gate Mask
Dopant I
Photoresist,
Source Mask
©Dopant 1
©©
Aluminum 1^^ ^^
©©
Photoresist
process-isolation
1
Isolation
predeposition
Measure V/I
1
Isolation diffusion
|
Measure V/I
Clean wafer
1
Photoresist
process-gate
1
Gate
predeposition
1
Measure V/I
1
 s
Gate diffusion
1
Measure V/I
.
Gate oxidation
1
Photoresist
process-drain
and source
1
Drain and source
predeposition
Removal of contamination
— and uniformity of finished
surface
Spin speed, temperature,
mask contact pressure,
exposure time, and
Time, temperature, humid-
— ity, source, and furnace
profile
h Probe accuracyand pressure
h Time, temperature, andhumidity
Probe accuracy and
pressure
Wafer cleanliness
Spin, speed, temperature,
mask contact pressure,
exposure time, and devel-
opment
Time, temperature, humid-
— ity, source, and furnace
profile
h Probe accuracy andpressure
Time, temperature, and
humidity
Probe accuracy and
pressure
Flow rate of air and
furnace profile
Spin, speed, temperature,
mask contact pressure.
exposure time, and devel-
opment
Time, temperature, humicJ-
— ity, source, and furnace
profile
Measure V/I |_ *Tobe accuracy and
1 pressure
Drain and source
diffusion
Time, temperature, and
humidity
Measure V/I |— P™bc accuracy and
J pressure
Clean wafer | Wafer cleanliness
Aluminum
evaporation
1
Pressure (vacuum) and
aluminum purity
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
B3
Bl!
B4
n:i
n:s
H.'i
n:i
114
H4
SHORT
II
E4
E4
E3,4
El
i-::!, 4
El
Ivl
KS.- I
Kl
K3.-1
Kl
K : I , - I -
Ivl
i-:.-t, 4
Kl
ret.'i
Kl
PAR DEV
III
A9;
B5
A9;
B5
AS, 9, 11;
1'.5
A7;
&>
AS,!), 11;
r.r>
A7;
132
n-i
A!):
nr>
AK,'.1,11;
p.r,
A7;
112
AH, !», 11;
I'.r,
A7;
n:;
A H . ' i . l l ;
I'.r,
A!);
itr,
AH,!), 11;
I'.r,
A7;
1)2
AS, !), 1 1 ;
li!)
A7;
m
W
H4
MECH ANOM
IV
Figure 18-8. JFET (N-Channel) - Typical Assembly Flow with Related Problem Codes
18-35
FLOW DIAGRAM
MATERIAL ^OPERATIOT™0 CRITICAL PROCESS
Photoresist- 1
Metal Removal]
Photoresist
process-metal
removal
Spin, speed, temperature,
mask contact pressure,
" exposure time, and
development
1
Clean wafer 1 — Wafer cleanliness
Aluminum alloying \ — Time and temperature
Back lapping |— Grit size and time
Wafer probe
r • i © 1 ' 1Gold ] (Gold evaporation
0Perform and ^"^
Header (TY*T)
^ f\—
Internal Leads |_V-£—
Can 1-^ -
r
NOTE: For Items (7)thi
Electrical sorting
Scribe and break
wafers
1
Die attach
I
Pressure (vacuum) and
gold purity
— Pressure and time
Wire bond | — Time and temperature
100% Visual (precap)
Inspection
Inspector training and
~" vision
Wash and bake | — Cleanliness
Final seal
|
Final seal inspection
1
Fine and gross '•-
leak test
Date code devices
High temperature
storage
High temperature
reverse bias (HTRB)
Temperature cycling
Electrical
classification
100% screening to
customer require-
ments (optional)
Mark, pack, and ship
N2 atmosphere, pressure,
and heat
Inspector training and
vision
— Time and temperature
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
B5,6
all
A5;
Bl,2
all
B3
Bl,2
A1.2
SHORT
II
E2
all
E5
all
El
£5
B
B
Al,2
A2;
C
PAR DEV
III
B4
A10
A 10
all
B3
all
A7;
B2
B4
Bl
A2.4
A2.4, 5.
MECH ANOM
IV
Al.2,3
4,5:
Bl.2,3
A
B4.5
•ough(23)8ee Figure 18-7
figure 18-8. JFET (N-Channel) • Typical Auembfy Flow with Rotated Problem Codes
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JUNCTION FIELD-EFFECT TRANSISTORS
FAILURE ANALYSIS TECHNIQUES
General. Failure analysis is performed to establish remedies for the cause of component failure. It is used to define
changes (where required) in component application criteria and/or installation and testing procedures. Very often it
reveals subtle modifications in component manufacturing materials and processes and/or screening that can enhance
application capability of the component. Failure analysis findings can show the need for redesign (improvement in
materials, processes, and controls), and, most important, proper part application.
Predominant Failures. Misapplication, whether caused by a marginal design or the improper application of power during
use. is the greatest cause of junction field-effect transistor failure.
Burn marks, melted leads, unusual discoloration, massive cracks with burning and/or discoloration are the usual indications
of misapplication. Misapplication can also occur in the mounting of the transistor. Indications of improper mounting
application would be corrosion of external leads, cracking of the lead-to-header seal resulting in destruction of the
hermetic seal, and shorting of external leads to the package.
Dissection Precautions. Grinding and polishing, if not performed in small increments, can easily pass through the failed
area without detecting its presence.
Failure Analysis Flow.. The failure analysis flow which follows provides for maximum nondestructive evaluation of the
failed part prior to decapping and subsequent dissection.
Relationship to Failures. Where it is relevant, each step of the failure analysis procedure (Figure 18-9) is related to one
of the four major problem areas and their causes by a coding system which is defined on the foldout in the Appendix.
Thus, one experiencing a specific type of failure can identify those steps in the failure analysis most likely to reveal the
problem.
NOTE: I. Record all operations and photograph all anomalies during the failure analysis procedure.
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\ WH
\ FAIL
\ ETEST/EXAMINATION PROCEDURE N.
LOOK >
FOR
NONDESTRUCTIVE 1
MECHANICAL |
External Vis
Examination
Radiograph!
Inspection
ual
D
PROBLEM AREA
VERIFICATION
Preliminary
Electrical
Measurements
IF
NONVERIFI
Complete
Electrical .
Measure mei
Note and photograph I. D. and damage
X-ray in three mutually perpendicular
planes. X-rays to be capable of showing
a one mil particle
Measure BVGgs |Y_ 1 I and V
ED FAILURE
its
Perform all electrical measurements
per specification including high/low
temperature. Intermittents may receive
additional environmental processing
[ PROBLEM CAUSE IVERIFICATION 1
IF
OPEN VERIFIED
Decap the Transistor
~In
Lead Pull Test | — ^  —
Dissect, Etch and
Examination
1
Materials Analysis, Spec
trographic Analysis,
Microprobe Analysis, anc
Scanning Electron Micro-
scope Analysis
Inspect, the interior with and without the
aid of a microscope
Reverify open condition, lead must break
at > a predetermined minimum. Bonds
must remain intact
Reverify open with mlcroprobes. Inspect
each section with and without the aid of
a microscope. Sections to be small to
avoid grinding through the failure
May be done in conjunction with decap-
ping or dissection. Identify/analyze
all foreign material not otherwise
identifiable
EN
URE
3
\
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
C
A1.2
all
Al.2,3,
4;
Bl.3,4,
Al,2,3,
5
A4.5;
B2,3
Al.2,3,
4,5;
Bl.2,3,
4,5,6
SHORT
II
C,D
A1.2;
B;
E5
all
A1.2;
B;
El, 2, 3,
5
El, 3,
4,5
A1.2;
B;
El, 2, 3.
4,5
PAR
DEV
HI
A3, 5
A4;
Bl
all
A4,7,
B1.2,
4,5
in, 4
A7,H,
9,10;
B2.3,
5
A4.7,
H.9,10;
B1.2,
3,4,5
MECH
ANOM
rv
Al,2,
3,4,5;
B1.2,
3,4,5
Figure 18-9. JFET (N-Channel) - Typical Failure Analysis Flow with Related Problem
Codes
18-38
TEST/EXAMINATION
IF
SHORT VERIFIED
Check Hermetic Seal
Decap the Transistor | — ,
Metallization Removal
Dissect, Etch and
Examination
Materials Analysis,
Spectrographic Analysis,
Microprobe Analysis, and
Scanning Electron Micro-
scope Analysis
1
PROCEDURE
~
H
t
r
Check fine and gross leak rate
\ WHEN
\ FAILURE
x
 B
LOOK \
FOR \
1 Inspect the interior with and without theaid of a microscope
Remove chip metallization and micro-
probe the bare chip. Improvement
suggests:
Inspect each section with and without the
aid of a microscope. Section to be small
to avoid grinding through the failure
May be done in conjunction with decap-
ping, metallization removal and/or
dissection. Identify/analyze all foreign
material not otherwise identifiable
IF
ELECTRICAL PARAMETER
DEVIATION VERIFIED
Check Hermetic Seal
Bake at Maximum Rated
Storage Temperature
Clean Exterior
Temperature Cycle
—
-
-
Decap the Transistor 1 — •
Vacuum bake at
maximum rated
storage temperature
i
Clean Chip
Remove Metallization
and Oxide
Dissect, Etch and
Examination
Materials Analysis,
Spectrographic Analysis,
Microprobe Analysis,
and Scanning Electron
Microscope Analysis
4>)
^
±—
H
Check fine and gross leak rate
Determine if condition improves following
48 hour bake
Determine if condition improves following
thorough cleaning. Improvement suggests:
Monitor faulty parameter while temper-
ature cycling. Improvement suggests:
Inspect the interior with and without the
aid of microscope
Cool in a dry ambient atmosphere
provement suggests:
Improvement suggests:
. Im-
Improvement suggests:
Inspect each section with and without mag-
nification. Sections must be in small
increments so as to avoid grinding
through the failed area
May be done in conjunction with decapDine
or dissection. Identify/analyze all foreign
material not otherwise identifiable
— »
— tfc
-••
-».
-»
RELATED PROBLEM CODES
(see foldout in the Appendix)
OPEN
I
C
Al.2,3;
Bl.3,4
5,6
B4.5.6
A4,5;
B2,3
Al,2,3,4,
5;
Bl.2,3,4,
5,6
C
A3, 4;
B3
Al.2,3;
81,3,4,5,6
B4.5.6
A4.5;
B2.3
Al.2,3.4,
5;
Bl,2,3,4,
5,6
SHORT
II
C
A1,2;B;
El, 2, 3,4
5
E2.3
El, 3, 4,5
A1,2;B;
El, 2, 3,
4,5
C
D
A1.2;
B;E1
A1,2;B;
£1,2,3,4,5
A (all)
E2.3
El, 3, 4, 5
A1,2;B;
£1,2,3,4,
5
PAR
DEV
in
AS
A4,7,8,9j
Bl,2,4,5
A8;
B4
A7,8,9,10;
B2.3.5
A4,7,8,9,
10,
Bl.2,3,4,
5
AS
all
A3
A4,7;
Bl,2
A4,7,8,9;
81,2,4, 5
A2
A4
A8;
B4
A7,8,9,10;
62,3,5
A4,7,8,9,
10;
Bl, 2, 3,4,5
MECH
ANOM
rv
B2.3
B2.3
-
Figure 18-9. JFET (N-Channel) - Typical Failure Analysis Flow with Related Problem
Codes
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ALERT SUMMARIES
Summaries of ALERT reports issued against Transistors are shown below. They are listed according to problem area -
most frequent to least frequent occurences. The "ALERT ITEM NO." (first column) references each summary back to.
the "Problem Area/Cause and Suggested Action" table.
The ALERT reports are not categorized according to transistor types since almost all of them concern bipolar transistors.
TRANSISTORS
ALERT1
ITEM NO./
GIDEP NO.
i
K2-70-OI, 01 A
2
MSFC-69-IO, IDA,
IOB, IOC. IOD
.1
MSFC -69-08
4
GSFC 6-1-66
5
E9-7I-02
6
B2-7I-03,
G4-7I-02, 02A
7
B2-7I-OI, OIA
8
K9-72-05
PROBLEM AREA/
Cause
OPEN
Lifted
OPEN
Lifted
OPEN
Lifted
OPEN
Lifted
OPEN
Lifted
OPEN
Lifted
OPEN
Lifted
OPEN
Lifted
bonds
bonds
bonds
bonds
bonds
bonds
bonds
bonds
PROBLEM
DESCRIPTION
Five transistors failed
acceptance testing.
Timer was not timing
out during tests.
Cracking and
separation of bond
wire at the heel of
the bond.
Transistor failed to
operate after an
epoxying operation
during fabrication.
Box level loss of
output was traced to
a transistor.
Part failed thermal
cycle testing at the
transmitter assembly
level.
During engineering
developments test,
eleven transistors
failed. -" —-
Devices showed
intermittent opens.
PROBLEM ANALYSIS
Lifted lead bonds on chip as result of poor
lead bonding process at part supplier.
Transistor was open between base and emitter.
Lead wire had fractured at the heel of the
thermo-compression wedge bond to the chip
where there was a reduction in cross sectional
area caused by bonding tool. Switching
caused heating and cooling which flexed wire
at point of reduced cross sectional area
resulting in failure from fatigue.
Excessive bonding pressure and distortion of
the bond is primary cause. Failure rate is
accelerated by power cycling.
Failure analysis revealed bar geometry of
transistor chip, which is not considered
suitable for spacecraft application due to
bonding problems. Device should have had
teardrop geometry die.
Failure mechanism was cracked gold/aluminum
intermetallic at the die.
Analysis verified an open emitter bond at the
die resulting from thermal stresses induced by
incomplete cure of polyimide protective
coating, expansion and contraction of the
coating during testing, or a combination of the
two.
Analysis' showed lifted ball bonds on one or
both leads and the presence of gold-aluminum
intermetallics ("purple plague") on all failed
""devices.
Examination revealed under bonding of the
base chip bond, necking of emitter post bond,
and intermetallic growth around the emitter
bond.
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TRANSISTORS
ALERT1
ITEM NO./ PROBLEM AREA/ PROBLEM
GIDEP NO. Cause DESCRIPTION
9 OPEN Bond failures of
MSFC-7I-I4, I4A Lifted bonds small signal
transistors using l-mil
diameter aluminum
lead • wire
thermocompression
wedge and ultrasonic
bonds have been
experienced.
10 OPEN During electrical
MSFC-71-07 Lifted bonds testing of a roll
torquer board
assembly a
discrepancy was
traced to a transistor.
11 OPEN During test of
E9-7I-01 Lifted bonds uninstalled transistors,
three devices failed
gate-to-source voltage
matching.
12 OPEN During qualification
JPL 10-27-66, Add Bad solder testing of transistors,
11-15-66 connection two devices showed
open collector post to
case and 60 were
classified as poor
workmanship and/or
potential failures
because of poor
construction in the
arc of the collector
post to case
connection.
13 OPEN During qualification
MSFC -72-01 Broken bond life test, the
PROBLEM ANALYSIS
Mechanism observed is cracking and separation
of the bonded wire at the heel of the bond.,
Excessive bonding pressure, inadequate strain
relief, and distortion of the bond seem to be
the primary causes. Failure rate is accelerated
by power cycling.
Upon decapping an emitter bond was found to
be lifted and examination revealed appearance
of under-bonding.
Delidding revealed either lifting or insufficient
bonding of l-mil aluminum leads to gold plated
posts.
Part made by drilling hole in case and
soldering collector post in place. Poor
soldering technique and oxide formation
between post and case made the parts
unacceptable.
Failure analysis revealed that both emitter
bonds had horizontal cracks along the full-72-OI
temperature control
unit of the orbital
workshop waste
management system
failed after
approximately 17,000
cycles. Investigation
revealed a failed
transistor.
length and width of the bonds. The wires had
sheared horizontally at the wire bond interface
• and had moved away from the bonding pad
leaving part of the bonded wires adhering to
the pads.
14
D7-A-72-I2
OPEN
Poor crimp
connection
Two failures on
upstage GCU due to
intermittent operation
of transistors.
Intermittent collector termination and
intermittent base termination, both failures
attributed to poor crimp connections.
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TRANSISTORS
ALERT'
ITEM NO./
GIDEP NO.
PROBLEM AREA/
Cause
PROBLEM
DESCRIPTION PROBLEM ANALYSIS
15
GSFC -69-08
OPEN
Separation of
metallization from
chip
Devices failed to
turn-on in board level
tests because of open
circuits in transistors
Examination of the bonds showed that they
failed at the chip-metallization interface. The
device manufacturer stated that the fault lay in
the metallization system, which had inferior
adhesion qualities.
16
MSFC-69-01, 01A
20
K9-7I-I9
OPEN
Separation of
metallization from
chip
Relay redundancy test
of flight control
computer showed out
of tolerance
condition. Problem
was isolated to a
transistor.
Test of hFE at 200 /M showed intermittency.
Tapping the transistor or allowing it to cool
restored the device to normal operation.
Sectioning of 53 transistors revealed 19 with
tab bonding problems due to separation of
metallization from chip.
17
G4-69-02,
04-69-03
18
GSFC -70-08
19
MSC-69-02
OPEN
Corrosion of
metallization
OPEN
Corrosion of
metallization
OPEN
Loose internal heat
sink
"Delidding"
inspection revealed
corrosion of bonding
pads and lifted
bonds.
-
Transistors failed
during operation of a
data transfer switch.
Excessive noise level
noted during vibration
. testing of antenna
electronic box
Microprobe analysis revealed the presence of
chlorine. The chlorine, derived from
trichloroethylene (TCE) used in cleaning
process, combined with water, used in a
special cleaning process, forms hydrochloric
acid. The acid reacts with the aluminum and
is regenerated by additional water. The
process continues until the water or aluminum
is used up.
Erosion of base metallization stripes resulting
in electrically open base circuits. This was
attributed to chemical attack by moisture.
Slight movement of internal heat sink during
vibration caused intermittent condition in
collector circuit of transistor.
OPEN
Loose internal heat
sink
During incoming
screening, several
defects were noted in
a NPN isolated
collector transistor.
Eighteen devices become catastrophic failures
because the isolating piece of ceramic had
lifted from the header during 20 kg
acceleration. In addition, X-ray revealed
evidence of poor workmanship such as shorts
between top of metallized ceramic and case,
loose material, bent posts, burrs, and
metallization running down the side of the
ceramic isolating disk.
21
GSFC-69-01
OPEN
Poor glass-to-metal
seal
One transistor was
found to exhibit a
high base-to-emitter .
resistance during
testing of spacecraft
Internal examination showed that all three post
leads could be rotated in their seals. In
addition, the post bonds showed improper
resistance welding techniques
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TRANSISTORS
AlERT1
ITEM NO./
GIDEP NO.
PROBLEM AREA/
Cause
PROBLEM
DESCRIPTION PROBLEM ANALYSIS
22
CJ-68-01
OPEN
Open in
metallization path
I.F. amplifier failed
on four different
occasions
Microscopic examination revealed break in
metallization path to emitter. Geometry- of
metallization of one batch of transistors from
which failed parts came, differed from
geometry of other batch examined.
23
MSFC 10- 1 8-65
24
MSC-70-OI
25
03-69-01 Add
9-26-69
26
LeRC 10-6-66
27
MSFC -67-02
28
MSC-69-07
SHORT
Conductive
contamination
SHORT
Conductive
contamination
SHORT
Conductive
contamination
SHORT
Conductive
contamination
SHORT
Conductive
contamination
SHORT
Conductive
contamination
Four transistors failed
during check-out of
instrument unit.
Failure of LM VHP
transceiver during
vibration testing
Intermittent
collector-to-base
shorts while testing
collector-to-base
breakdown voltage
and tapping the case
One part failed short,
collector-to-base at
equipment level.
Two parts failed
intermittent during tap
test of parts from
stock.
Intermittent failures
occurred during
vibration of memory
modules having
flat-pak transistors
installed
Collector-to-base short
during low
temperature operation
Two transistors failed due to human error.
One of the two remaining units was found to
contain loose particles of solder. Dynamic
X-ray of 35 additional units showed 3 units
containing loose particles and 13 containing
weld splash.
Metallic particles were found within the
package. Due to .0005 inch separation of
base-to-emitter metallization, any conductive
particle of this size or larger could cause
intermittency or catastrophic failure.
The manufacturer stated that the problem was
the result of improperly processed can lids
from their vendor.
Stretching of TO-5 can with temporary tooling
to facilitate inclusion of a thermal slug caused
entrapment of metallic particles.
Seven failures caused by particle
contamination; three failures caused by
drooping (slack) leads.
Failure analysis revealed that the cause of
failure was a 3-way combination of shallow
lead departure angle (result of change to
aluminum ultrasonic bonding process), a
conductive particle, and a tilted header (a new
nailhead header). The conductive particle was
the only component which was not part of a
new process.
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TRANSISTORS
ALERT1 .
ITEM NO./
GIDEP NO.
29
MSFC-65-03
30
GSFC 8-18-67
31
K9-72-03
32
E2-7I-OI
33
MSFC-71-06 '
34
MSC 1-27-65
35
,MSFC-68-02, 02A
36
J5-70-04, (MA
PROBLEM AREA/
Cause
SHORT
Conductive
contamination
SHORT
Conductive
contamination
SHORT
Conductive
contamination
SHORT
Conductive
contamination
SHORT
Conductive
contamination
SHORT
(1) Build-up of
tolerances between
header post and
underside of can
(2) Excessive slack
in internal wires
SHORT
Tin whisker -
ELECTRICAL
PARAMETER
DEVIATION
Channeling
PROBLEM
DESCRIPTION
NPN transistors were
shorted
Intermittent
drain-to-gate shorts
during monitored
vibration of a MOS
PET transistor
Devices showed
intermittent shorts.
The Hycon Lunar
Topographic Camera
experienced a shutter
failure while
photographing the
lunar surface.
Failure traced to a
low power PNP
transistor.
Power transistors
built in isolated stud
packages allow weld
spatter during sealing
operation.
Shorts to the case (1)
or chip (2) (collector)
by the emitter and/or
base internal posts (1)
and/or wires (2)
Tin whisker shorted
the case to the
transistor element
Abnormally high
failure rate during
high temperature
reverse bias testing.
PROBLEM ANALYSIS
Delidding of cans revealed nickel particles
inside four of five transistors. The
manufacturer reported that their can cleaning
process had been changed and that the old
process was at fault.
Spectrographic analysis of the contamination
showed their composition to consist of iron
alloy, manganese, nickel, copper, and sodium.
The source of the contamination was
determined to be the "flat pack" package.
Dissection revealed loose extraneous gold wire,
loose silicon particles, and metal particles.
These caused bridging which resulted in
electrical shorts. Much of the contamination
did not show up on X-ray.
After decapping a piece of foreign material
0.130 inch long and 0.008 inch in diameter was
observed laying on the header. This particle
was not detected by X-ray.
Splashes of metal particles caused by the cap
welding operation stick on the header or under
the isolated pedestal, become loose during
vibration tests, and may cause intermittent or
permanent shorting of the device.
Package (TO-46, TO-47, TO-51) tolerances
from one transistor supplier allow emitter
and/or base post on header to short to
underside of can. The second supplier's parts
failed due to excessive slack in internal leads.
A tin whisker had grown from the tin plated
copper alloy case to the germanium alloy
transistor chip.
High reject rate due to lack of channel stop
protection
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TRANSISTORS
ALERT1
ITEM NO./
GIDEP NO.
37
J5-69-02
38
MSC -68-06
39
ARC-70-OI, 01 A
40
K9-7I-15
41
LeRC 12-1-65
42
MSFC-66-OI
43
JPL 3-23-66
PROBLEM AREA/
Cause
ELECTRICAL
PARAMETER
DEVIATION
Channeling
ELECTRICAL
PARAMETER
DEVIATION
Channeling
ELECTRICAL
PARAMETER
DEVIATION
Channeling
ELECTRICAL
PARAMETER
DEVIATION
Channeling
ELECTRICAL
PARAMETER
DEVIATION
Moisture in
package (dew point
problem)
ELECTRICAL
PARAMETER
DEVIATION
Moisture in
package (dew point
problem)
ELECTRICAL
PARAMETER
DEVIATION
Partial bond
PROBLEM
DESCRIPTION
Fourteen of seventeen
lots had high post
burn-in reject rates.
System failure during
acceptance testing
was caused by (ICEO)
electrical leakage in
excess of one
milliampere.
20 to 70% of
JANTX2N930 and
JANTX2N2920
transistors subjected
to HTRB testing had
substantial
degradation in hFE
and increase in ICBO.
A large number of
subsystem failures
involving transistors
having high collector
to base leakage.
ICBO fa'lures under
low temperature
reverse bias
operation.
Mesa type transistors
exhibited high
collector to base
leakage at low
temperatures («• -
35°F)
During an evaluation/
qualification test,
some of the parts
exhibited high
VBE(sat) and VCE(sat)
of from 5 to 7 volts.
PROBLEM ANALYSIS
High rejection rate attributed to lack of
channel stop protection.
Failure analysis showed the failure to be the
result of a channeling defect. The
manufacturer stated that high failure rates had
been experienced with this lot of transistors.
High reject rate as a result of HTRB testing
was due to a lack of channel stop protection.
Cause of failure is surface inversion. A
metallized guard ring has been incorporated for
this device family.
Moisture was entrapped in the packages during
the final seal operation causing a dew point
problem.
Analysis showed that suspect parts had
excessive moisture in the can which condensed
at low temperatures. This condensation formed
across the exposed collector base junction of
the mesa constructed chips causing excessive
collector base leakage.
Exposure to high temperature storage at
greater than 150°C caused partial bond
separation within the gold metallization.
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TRANSISTORS
ALERT1
ITEM NO./
GIDEP NO.
44
HI-A-72-08
45
WS-68-01
46
L9-70-02
47
K4-70-OI
48
MSC- 10-26-64
49
GSFC -71-03, 03A
50
JS-68-02
PROBLEM AREA/
Cause
ELECTRICAL
PARAMETER
DEVIATION
Cracked chip
ELECTRICAL
PARAMETER
DEVIATION
Defective hermetic
seal
ELECTRICAL
PARAMETER
DEVIATION
Secondary
breakdown
ELECTRICAL
PARAMETER
DEVIATION
Cracked glass
ELECTRICAL
PARAMETER
DEVIATION
Contamination
ELECTRICAL
PARAMETER
DEVIATION
Contamination
MECHANICAL
ANOMALY
Contamination
PROBLEM
DESCRIPTION
During post storage
check-out of a Saturn
instrument unit, three
coolant pump failures
occurred which were
determined to have
been caused by
excessive leakage
current.
Transistors in TO-70
package failed at
equipment level.
Device was unable to
meet data sheet
requirements when
tested with an
automatic tester
Degradation of
performance
subsequent to
simulation of high
voltage arcing
condition at
equipment level.
Loss of hermeticity
Transistors purchased
as commercial parts
exhibited extremely
unstable, condition in
beta.
Uneven solder flow,
pin holes and bare
spots on transistor
leads.
PROBLEM ANALYSIS
Failure analysis of 10 devices disclosed
cracked dies, exposed junctions, and lifted
metallization. The devices were mesa
construction with varnish passivation.
Moisture found inside package due to defective
hermetic seals. TO-70 package has poor
history due to seal problems. Part supplier
has discontinued the use of this package.
Base emitter junctions were overstressed when
measuring BVCEO due to the line capacitance
of the test setup and secondary breakdown
characteristics of the transistor. Specification
was changed to read breakdown voltage or test
current whichever is reached first.
Analysis showed cracks entering through
header glass, offset emitter lead attachment,
and chip damage. Actual cause of failure not
conclusively determined to be any of the
aforementioned defects.
Use of diagonals or nonshearing devices to
remove index tab from the package may cause
damage to can-to-header weld. Transistor
eventually fails from contamination.
Manufacturer developed new process involving
extra clean wafer fabrication techniques and
the use of a silicon nitride passivation layer
being placed over the planar passivation
surface. A glassivation surface is then placed
over the silicon nitride to protect from
mechanical damage.
Analysis was not performed, as vendor stated
that government QAR representative had
witnessed and approved lot tests.
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TRANSISTORS
ALERT1
ITEM NO./
GIDEP NO.
51
E9-68-OI
52
GSFC 5- II -ft?
53
ARC-72-02
PROBLEM AREA/
Cause
MECHANICAL
ANOMALY
Notched leads
MECHANICAL
ANOMALY
Corrosion and
embriltlemenl
MECHANICAL
ANOMALY
Cracked packages
PROBLEM
DESCRIPTION
Leads cracked or
broke off during
installation and/or
system high level
random vibration
qualification test.
Lead of transistor
broke off during
assembly in
equipment.
Six quad transistors
were found to_ have
cracks in the ceramic
at point of lead
entrance into
package.
PROBLEM ANALYSIS
Header etching process, used by the header
manufacturer to remove oxide from the Kovar
portions, caused notching of leads.
Examination of 642 transistors revealed 49
badly corroded units and 156 others showing
corrosion. Parts manufacturer stated that the
pre-plating change cycle had been too short.
It was determined that packages were breaking
during a combination clinch/lead-cut operation.
NOTE:
I. Where no ALERT number (GIDEP) exists, the originator and date are shown.
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APPENDIX A
A-1
This foldout is required to be used with Figures 16-3 (p 16-17, 16-18), 16-4
(p 16-19, 16-20), 16-5 (p 16-22, 16-23), 16-7 (p 16-28, 16-29), and 16-8
(p 16-31, 16-32).
PROBLEM CODES AND DEFINITIONS
PROBLEM CODE
AREA
I
n
III
IV
CAUSE
1
2
3
4
5
B
1
2
3
1
2
3
B
C
D
1
2
3
4
5
1
2
3
4
5
6
7
B
1
2
3
4
5
1
2
3
4
5
B
1
2
3
4
5
DEFINITIONS
OPEN
Inadequate Bonds
Lifted bond
Misplaced bond
Excessive crimp
Displaced "S" bend ribbon
Inadequate bonding material
Chip Associated Discontinuities
Chip lifted
Excessive voids in chip bonding material
Cracked chip
SHORT
Conductive Contamination (internal)
Loose solder balls
Loose chips of silicon
Loose pieces of weld splash
Lack of Hermetic Seal
Conductive Contamination (external)
Chip Associated Shorts
Cracks in chip
Metallization defects (bridging)
Oxide faults (pinholes under metallization)
Diffusion anomalies (spikes)
Excessive chip bonding material build-up
ELECTRICAL PARAMETER DEVIATION
High Electrical Leakage
Contamination (external)
Contamination (internal)
Loss of hermetic seal
Cracks or flaws in chip
Oxide faults
Diffusion defects (spikes, etc.)
Improper alloying (irregularities)
High Forward Voltage Drop
1
 Contact problems (bonds)
i Cracks or flaws in chip
Voids between chip and header
Metallization irregularities
Diffusion anomalies
MECHANICAL ANOMALY
Lead Anomaly
Poor plating (peeling, corroded, cracked, etc.)
Damaged leads (nicks, cuts, scrapes, etc.)
Defective welds
Improper material
Misalignment
Case Anomaly
Improper dimensions
Cracked (nonhermetic)
Defective case to lead seals
Improper marking (polarity, p/n, etc.)
Defective case paint (peels, lifts, blisters, etc.)
16
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Figure 16-9. Problem Codes and Definitions
A-3/(4 blank)
This foldout is required to be used with Figures 16-3 (p 16-17, 16-18), 16-4
(p 16-19, 16-20), 16-5 (p 16-22, 16-23), 16-7 (p 16-28, 16-29), and 16-8
(p 16-31, 16-32).
PROBLEM CODES AND DEFINITIONS
PROBLEM CODE
AREA
I
n
m
IV
CAUSE
1
2
3
4
5
B
1
2
3
1
2
3
B
C
D
1
2
3
4
5
1
2
3
4
5
6
7
B
1
2
3
4
5
1
2
3
4
5
B
1
2
3
4
5
DEFINITIONS
OPEN
Inadequate Bonds
Lifted bond
Misplaced bond
Excessive crimp
Displaced "S" bend ribbon
Inadequate bonding material
Chip Associated Discontinuities
Chip lifted
Excessive voids in chip bonding material
Cracked chip
SHORT
Conductive Contamination (internal)
Loose solder balls
Loose chips of silicon
Loose pieces of weld splash
Lack of Hermetic Seal
Conductive Contamination (external)
Chip Associated Shorts
Cracks in chip
Metallization defects (bridging)
Oxide faults (pinholes under metallization)
Diffusion anomalies (spikes)
Excessive chip bonding material build-up
ELECTRICAL PARAMETER DEVIATION
High Electrical Leakage
Contamination (external)
Contamination (internal)
Loss of hermetic seal
Cracks or flaws in chip
Oxide faults
Diffusion defects (spikes, etc.)
Improper alloying (irregularities)
High Forward Voltage Drop
' Contact problems (bonds)
I Cracks or flaws in chip
Voids between chip and header
Metallization irregularities
Diffusion anomalies
MECHANICAL ANOMALY
Lead Anomaly
Poor plating (peeling, corroded, cracked, etc.)
Damaged leads (nicks, cuts, scrapes, etc.)
Defective welds
Improper material
Misalignment
Case Anomaly
Improper dimensions
Cracked (nonhermetic)
Defective case to lead seals
Improper marking (polarity, p/n, etc.)
Defective case paint (peels, lifts, blisters, etc.)
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Figure 16-9. Problem Codes and Definitions
A-3/(4 blank)
This foldout table is required to be used with Figures 17-2 (p 17-21, 17-22),
17-4 (p 17-27, 17-28), 17-6 (p 17-34), and 17-7 (p 17-36).
PROBLEM CODES AND DEFINITIONS
PROBLEM CODE
AREA CAUSE
1
2
3
4
5
6
7
8
9
B
1
2
3
4
5
6
7
8
9
1
1
2
3
4
5
6
DEFINITION
OPEN
Die Metallization
Microcracks at window cutouts
Scratches across metallization stripes or pads
Voids
Incorrect/insufficient alloying
Formation of insulating layer under metallization at
cutouts due to faulty oxide removal
Peeling, lifting, or flaking metal
Mask misalignment
Masking defect
Corrosion
Wiring/Bonding
Lifted bond
Cracked bond wire at heel of bond
Broken bond wire, or nicked or necked-down wire
Corroded wire
Misbond - insufficient pressure or temperature/
excessive pressure or temperature
Missing bonds or jumpers
Plague (intermetallics)
Incorrect bond sizes
Misplaced bonds
Chip or Substrate
Cracked chip or substrate
Lifted chip or substrate
Lifted molytab(s)
Diffusion defect: bad mask, contamination, incorrect,
etc. j
Thin film defect: contact, scratch, omissions, lifting,
peeling, voids, and corrosion
Thick film defects: design error, silk screening,
scratches, voids, omissions, contacts, and
contamination
Oxide defects
CX9
Figure 17-8. Problem Codes and Definitions
A-5/(6 blank)
This foldout table is required to be used with Figures 17-2 (p 17-21, 17-22),
17-4 (p 17-27, 17-28), 17-6 (p 17-34), and 17-7 (p 17-36).
PROBLEM CODES AND DEFINITIONS
PROBLEM CODE
AREA
II
CAUSE
1
2
3
4
5
6
7
8
10
11
12
13
14
B
1
2
3
4
5
6
7
8
C
1
2
3
4
5
6
7
DEFINITION
SHORT
Chip
Smeared metallization
Unetched metallization
Lack of/or too thin oxide insulation
Pinholes
Mask(s) misalignment: diffusion masks, metallization
masks overlapping
Diffusion shorts due to faulty masks
Particulate contamination embedded during diffusion
Chemical contamination as result of faulty cleaning,
rinsing, etc.
Metallic or conductive particle short due to extraneous
material
Metallization pads placed too close to chip edge
Chip edge chipouts exposing bare silicon to metallization
scribing
Excess flow of eutectic during die attach
Short due to moisture or faulty hermetic seal -
contamination
Junction punch-through overstress
Wiring
Leads too long
Lead dressing - too close to chip edge or adjacent chip
or wire, or crossed over
Sagging leads
Leads in contact with package lid
Bond tails too long
Improper bond sizes causing adjacent shorts
Improperly terminated leads
Extraneous and or loose wires or bonds
Substrates
Smeared or scratched thin or thick film depositions
Improperly deposited metallization patterns, e.g.,
misalignments
Conductive contamination from inks or chemicals
Shorts due to bonding agents, whether eutectic or
conductive epoxies
Extraneous interconnect wires or ribbons
Misplaced bonds
Extraneous particulate matter - bond melt, lid solder
melt, or silicon chipouts, wire slivers or contamination
Figure 17-8. Problem Codes and Definitions
A-7/(8 blank)
This foldout table is required to be used with Figures 17-2 (p 17-21, 17-22),
17-4 (p 17-27, 17-28), 17-6 (p 17-34), and 17-7 (p 17-36).
PROBLEM CODES AND DEFINITIONS
PROBLEM CODE
AREA
II
(Cont)
m
IV
CAUSE
D
1
2
3
4
A
B
C
D
E
F
G
H
I
J
K
L
A
B
C
D
E
F
G
H
I
DEFINITION
Package
Eutectic lid solder melt in contact with package leads
Package lead misaligned in package causing package
to lead short
Loss of hermetic seal
Short due to external contamination
OPERATIONAL DEGRADATION
Surface Inversion N to P or Vice Versa
Surface Channeling
High Leakage
Loss of Beta
Over sensitivity to Voltage Variation
Oversensitivity to Temperature Variation
Die Misorientation
Design Change
Design Deficiency
Sequence of Power Application
Misapplication of Device
Electrostatic Discharge in MOS Devices
ME CHA NICA L A NOMA LY
Marking or Identification (Misidentification or Illegibility)
Mislocation of Index Mark/Tab
Damage to Package
Damage to Package Leads or Lead to Package Seals
Loss of Hermeticity
X-ray Anomalies
Incorrect Package
Missing Leads
Dimensional Errors
JO!
Figure 77-5. Problem Codes and Definitions
A-9/00 blank)
This foldout table is required to be used with Figures 18-2 (p 18-18), 18-3
(p 18-20, 18-21), 18-5 (p 18-26, 18-27), 18-6 (p 18-29, 18-30), 18-8 (p 18-35,
18-36), and 18-9 (p 18-38, 18-39).
PROBLEM CODES AND DEFINITIONS
PROBLEM CODE
AREA
I
III
IV
CAUSE
B
1
2
B
C
D
E
1
2
3
4
5
A
1
2
3
4
5
6
7
8
9
10
11
B
1
2
3
4
5
1
2
3
4
5
B
1
2
3
4
5
DEFINITION
OPEN
Inadequate Bonds
Lifted and broken bonds
Misplaced bond
Poor crimp
Loose heat sink
Inadequate bonding material
Chip Associated Discontinuities
Lifted chip
Excessive voids in chip bonding material
Cracked chip
Separation of metallization from chip
Corrosion of metallization
Open in metallization path
Defective Hermetic Seal
SHORT
Conductive Contamination (Internal)
Loose solder balls
Loose package material
Drooping Leads
Defective'Hermetic Seal
Conductive Contamination (External)
Chip Associated Shorts
Cracked chip
Metallization defects (bridging)
Oxide faults (pinholes under metallization)
Diffusion anomalies (spikes)
Excessive chip bonding material build-up
ELECTRICAL PARAMETER DEVIATION
High Electrical Leakage
Channeling
Dew point problem (moisture in package)
Contamination (external)
Contamination (internal)
Defective hermetic seal .
Secondary breakdown
Cracks or flaws in chip
Oxide faults
Diffusion defects (spikes, pipes, etc.)
Improper alloying (irregularities)
Wandering threshold .
High Voltage Drop
Bond problems
Cracks or flaws in chip
Voids between chip and header
Metallization irregularities
Diffusion anomalies
MECHANICAL ANOMALY
Lead Anomaly
Poor plating (peeling, corroded, cracked, etc.)
Damaged leads (nicks, cuts, scrapes, etc.)
Defective welds
Improper material
Misalignment \
Case Anomaly
Improper dimensions
Cracked (nonhermetic)
Defective case to lead seals
Improper marking (part number, type, etc.)
Defective marking paint (peels, lifts, blisters, etc.)
CO
Figure 18-10. Problem Codes and Definitions
A-ll/(12 blank)
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INTERCONNECTING OF HYBRID MICROELECTRONIC
ASSEMBLIES AND DEVICES
INTRODUCTION
CONDUCTIVE FILMS
Conductive films of both Au (gold) and Al (aluminum) are vacuum deposited onto suitable substrate materials to form
circuit interconnection paths, and when so deposited are identified as thin films. In addition, conductive films of gold,
silver, platinum-gold, palladium-gold, and other materials are screen printed and fired onto suitable substrate materials.
Such films are identified as thick films. Substrate material is usually aluminum oxide. AI,0V
Hybrid Microcircuits. In hybrid microcircuits such films provide the major current paths between discrete devices, active
and passive elements, and other functional devices that make up the complete hybrid. To complete the circuit it is
necessary to add fine wires between the terminal areas of the devices and the deposited circuit traces. It may also be
necessary to add wiring between the internal package terminal areas and the deposited terminal areas on the circuit or
dev.es. .
Beam Lead and Flip Chip Devices. Exceptions to these requirements are beam lead and flip chip devices. Such devices
do not require the addition of wires, as the deposited circuit traces are designed to terminate at the bonding interface of
the beam leads or flip chip bumps.
BOND RELIABILITY
Gold Thermal-Compression Ball Bonding. Gold thermal-compression ball bonding was the first method used in the
semiconductor and hybrid industry to provide the interconnects mentioned above. However, severe bond failures often
occurred since all of the semiconductor devices employed aluminum metallization. The heat required during thermal-
compression bonding initiated the formation of aluminum-silicon-gold intermetallics in the bonded interface, known as
"purple plague". Various solutions are available today to eliminate this problem, including moly-gold metallization and
the use of a silicon nitride layer beneath the aluminum.
Aluminum and Gold Ultrasonic Bonding. Both aluminum and gold ultrasonic bonding equipment have been developed
which produce no significant heat during the'scrubbing process, and hence no danger of purple plague, at least from the
bonding process. It should be mentioned, however, that purple plague can, and has been known to, exist even with the
use of ultrasonic bonding of aluminum-silicon-gold systems. This is the result of heat subsequent to bonding, usually
resulting from package sealing or lead soldering. For this reason a monometallic system is very desirable. Since wire
bonds are usually the weakest link in a microelectronic circuit, continuing research to eliminate the wire interconnects
led to the development of beam lead and flip chip devices.
Beam Lead and Flip Chip Devices. Beam lead devices are produced by vacuum deposition of gold, followed by heavy
electroplating of gold. Selective back etching of the wafer produces individual dice with the gold beams extending beyond
the silicon. Various .flip chip configurations have been used employing vacuum deposition, plating, soldering, etc. The
inherent problem with flip chip technology, with respect to hybrids, results from the considerably different coefficient of
thermal expansion of silicon and the alumina substrate. Temperature cycling causes failures at the bond interface. There
is also the problem of visual inspection of the bond, which is not possible. Beam lead devices do not suffer from either
of these problems, since the gold beams are relatively long and compliant and can be visually inspected at the bond
inte face.
These beam lead devices are becoming more readily available, but the system engineer would be hard pressed, currently,
to design a complex system with off-the-shelf devices. The problem is economic rather than technical, at least for the
bipolar devices. Some current MOS devices might require redesign to avoid degradation or damage during beam lead
processing. It is safe to predict more widespread use of beam lead devices, especially for military and space applications,
where reliability is more important than initial cost. Studies show that at least an order of magnitude increase in
reliability should be experienced by use of beam lead technology.
Studies further show that complex hybrids, employing six or more beam lead devices, should actually be more cost
effective than conventional chip and wire technology due to increased yield and opportunity for rework. A defective
beam lead device may be removed .and replaced without substrate 'metallization damage.
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DIE BONDING
EUTECTIC DIE BONDING
General Considerations • • • : . « •
Eutectic die bonding is a means of physically attaching active and passive devices to a thick or thin film circuit. These
.bonds physically fix the elements to the using circuit and provide for both thermal and electrical conduction, remaining
firm up to the eutectic temperature of the alloy used.
Work stage. Basic to this bonding method is a heated workstage. The heat applied to this workstage is thermostatically
regulated to close tolerances. In addition, the workstage must be tooled to firmly hold the carrier, substrate, or package
onto which the dies are to be eutectically bonded. This holding action usually is accomplished by means of a vacuum
hole of appropriate size in the workstage through which a vacuum is drawn. The carrier, substrate, or package is placed
over this hole in the heated workstage and properly positioned and oriented to receive the die, and the vacuum is turned
on. The effectiveness of such a means of holding the work solidly depends on smooth, flat, parallel mating surfaces
between the workstage and the substrate or package. Rough, dirty, or uneven contacting surfaces will not permit the
vacuum to hold the base to which the dies are to be bonded.
Clamping. Mechanical clamping of the work is another means of tooling that has been employed to hold the base to
which the devices are to be eutectically bonded. However, such a device is of little or no use when the base for the
devices is less than one half inch square. Overlapping clamp jaws can interfere with die bonding, particularly at or near
the edge of the circuit carrying base. Such a situation makes necessary the use of vacuum holding workstages.
Oxide Inhibition. In addition, a flow of dry nitrogen gas onto the device during eutectic bonding is required to prevent
severe oxide formation. Such oxides inhibit the die bonds, rendering them weak and electrically inferior.
Usage. Eutectic bonding is generally used because strong, high temperature bonds are formed through an alloying
between the gold metallization on the carrier and the silicon of which most dies are composed. Many manufacturers
provide a gold backing on their devices to assist in forming this bond. Ultraclean silicon will alloy with thin or thick
film gold without the need of this gold backing; however, the addition of the gold film to the back of the die assures
the user of a contaminant free silicon surface. Gold alloys well with tin, germanium, or silicon. These three materials
are used as preforms to assist in the eutectic die bonding and package sealing process. Table B-l provides data on
these materials- Die bonding to thick or thin film gold does not necessarily require a preform if the die is provided
with an ample gold backing.
TABLE B-l
GOLD-BASED EUTECTIC ALLOYS
Alloy
Gold-Tin
Gold-Germanium
Gold-Silicon
Ratio
80 Au/20 Sn
88 Au/12 Ge
94 Au/6 Si
Trace Dopant1
and Properties
This alloy is not normally doped.
Used for lid seals
Boron — P
Antimony — N
Boron — P
Antimony — N
Temperature(°C)
Liquid
280
356
370
Solid
280
356
370
NOTE: 1. Although not normally needed, dopants may be added to preform alloys to enhance the electrical
polarity properties of the collector interface with substrate circuitry. Dopant polarity must be the same
as collector polarity. Gold is basically neutral and can be used in both N and P doping situations.
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Temperature Requirements. In order to establish a good electrical/mechanical bond between the die and the bonding
pad, the temperature of the interface between the bottom of the die and the top of the die bonding pad area must be
raised from 20 to 50°C above the melting point of the gold alloys in this interface. This additional temperature requirement
above the melting point of the eutectic gold alloy is necessary because of the heat sinking characteristics of the carrier,
substrate, and die. The nitrogen gas flowing over the whole bond area causes more loss of heat. Thus, in reality,
devices that are to be eutectically bonded will experience temperatures up to 420°C, or perhaps even higher depending
on the size of the substrate and the number of devices to be mounted. If many dies are to be eutectically bonded to
the same substrate or carrier, extended time at temperature may be detrimental to the devices to the point of undesirable
parametric changes.
Silicon Bleed-Out. Yet another problem can arise when multiple dies are to be eutectically bonded to thin or thick film
circuits. This is silicon bleed-out onto the gold film. After the initial eutectic alloying between the die and the gold
fi lm, the gold continues to draw the silicon from the die as long as it is exposed to the eutectic bonding temperatures.
If left on the heated workstage long enough the silicon alloys with all the gold it contacts. This creates wire bonding
problems with aluminum wires, and also limits the amount of die replacement, or rework, that can be performed on
those bonding pad areas.
Eutectic Machine Die Bonding
One die bonding method that may help to relieve the parametric change problems previously mentioned is to use machine
die bonders equipped with thermostatically controlled, heated die collets. Such collets permit workstage temperature
reduction to a point of minimal thermal effects on the devices, while still providing suitable bonding heat to the bond
interface. Also, thermal shock to the device is reduced by using heated die collets.
Die Collet. The die collet is provided with a center vacuum hole to pick up and hold the die until pressure contact
with the substrate occurs. (If a preform is employed, it may be placed on the bonding area prior to die attach using a
vacuum pickup tool or tweezers). Once a predetermined pressure is reached, the die collet vacuum is cut off and the
die is mechanically scrubbed into the bonding pad under controlled pressure and controlled time interval. After the scrub
time, the die collet automatically returns above the work area ready for the next die pickup.
Spot Heating. Spot heating is employed by at least one manufacturer of die bonders in addition to heated die collets.
Focused infrared energy heats the substrate or package from the bottom in the area where the die is to be attached.
This technique allows dies already attached to remain at a much lower temperature than would be the case if a
conventional heated stage was employed.
Other Techniques. Other techniques employed to reduce the high temperature exposure time include semiautomatic die
pickup and multiple rotating collets to accomodate different die sizes on the same circuit. It should be mentioned that
manufacturers of nonhybrid circuits do not encounter the same problems of high temperature exposure, since generally
only one device is being attached to the header. While many MOS devices are sensitive to die attach temperatures,
most modern silicon bipolar devices are not degraded by exposure to one die attach cycle, even without heated collets.
Advantages. Advantages of eutectic machine die bonding are:
1. Automatic vacuum die pickup prevents loss of die through mishandling.
2. Preheated die collets reduce thermal shock to sensitive devices.
3. Heat, pressure, and scrub times are programmable.
4. Mechanical die pickup and placement eliminates operator burns on exposed heat column.
Disadvantages. Disadvantages of eutectic machine die bonding are:
1. Equipment is very expensive.
2. The technique requires vacuum die collet tips for each different size of die or device. Several spare die collets
are required for each size of die since they oxidize very quickly creating pickup problems. Oxide chips from
tips may also flake off thereby creating a never ending precap inspection problem.
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3. Development work is required to determine optimum heat, pressure, and scrub time schedules for each device
size.
4. Machine bonding requires square cut dies to prevent chipping and cracking of dies by the die collets. Dies must
be nearly perfect for machine die bonding. Uneven edges and nonsquare corners may result in improperly placed
or poorly bonded dies requiring replacement. Such replacement could result in all work to that point being
scrapped if the bonding pad metallization is damaged or removed when the die comes off.
5. Preforms, when used, must be placed on the bonding pad manually.
Eutectic Manual Die Bonding
A second method of die bonding in common use is the tweezer bond. In this method the die is picked up by the edges,
using tweezers, and manually scrubbed into the die bonding pad. This, of course, is done on a preheated substrate and
requires excellent manual dexterity and care on the part of the operator. The scrubbing action under light pressure
causes the alloyed gold to flow, and a shiny, dark appearance around the base periphery of the die tells the operator
that eutectic flow is occurring. Pressure on the tweezers is carefully relaxed and the device and its carrier circuit are
then removed to cool and to await the next assembly operation.
Advantages. Advantages of eutectic tweezer die bonding are:
1. Equipment is low in cost.
2. An imperfectly broken die may be used, if otherwise acceptable.
.V A well trained operator may actually exceed the die attach rate of all but the most rapid machines.
Disadvantages. Disadvantages of eutectic tweezer die bonding are:.
I. This method requires great patience and care on the part of the operator.
1. The heated workstage is a constant burn hazard for the operator's hands.
3. The devices must be exposed to higher temperatures since all of the heat is being supplied from the workstage.
EPOXY DIE BONDING
Epoxy die bonding is a means of adhesively attaching semiconductor and passive devices to a thin or thick film conductor
through the use of soft,- thixotropic pastes. Such adhesive bonds physically fix component circuit elements'to. the using
circuit or carrier when they are properly mixed and cured. Selective use of these epoxies provides either thermal or
electrical conduction, or both if required. However, these bonds will not survive continuous service above 275°C, and
J25°C appears to be the maximum temperature for some of these epoxies. Table B-2 lists the important characteristics
of such epoxies, both conductive and nonconductive.
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TABLE B-2
BONDING EPOXIES - DIE AND SUBSTRATE
Name
"I ' i -TS- '• . . ' ;••••
DAG-413
Epotek H-20
Uniset-409
Eccobond 58-C
M onobond-Conduct-
ing
Ohmex-AG
Eccobond 24
Allabond-Clear
Volume
Resistivity
0.001
0.0003
0.009
0.0001
0.001
0.0001
IOU
10'"
Operating
Tempre/
200
125
150
200
175
275
250
200
Cure
Data „
10 min @
260°C
20 min @
120°C
10 min @
I60°C
8 hr @
I25°C
30 min @
95°C
15 hr @
I60°C
8 hr @
room temp
4 hr @
room temp
Forms
Paste
Paste
Paste
Paste
Paste
Paste
Clear
epoxy
Clear
epoxy
Use1
1C, C,
R.
substrate
1C, C,
R,
substrate
1C, C,
R,
substrate
1C, C,
R,
substrate
1C, C.
R,
substrate
1C, C.
R,
substrate
JC, &
S/S only
1C, &
S/S only
Conductor
Yes
<Yes
Yes
Yes
Yes
Yes
I
No
No
NOTE: I. 1C — integrated circuit; C — capacitor; R — resistors; S/S — substrate
Usage. The use of epoxy for die and substrate bonding is gaining favor in many of the industries fabricating and
assembling microelectronic devices. Its use has been recognized by NASA in document MSFC-85MD3926, Design and
Qu l.ty Standards for Custom Hybrid Microcircuits, dated November 13, 1972. MSFC is currently conducting an
evaluation of the use of conductive epoxies in high reliability hybrid microcircuits.
Advantages. A review of the applicability of epoxies for die and substrate bonding shows the following advantages:
1. Epoxies are easy to use and rework.
2. A minimum of operator training lime is required.
3. Units can be. wire bonded for electrical check-out after a short, partial cure. This feature allows quick,
nondestructive replacement in completed hybrid assemblies of defective devices. This is ordinarily not possible
with eutectically bonded devices.
4. Damage to original film surfaces- is minimal, even during rework.
5. Machines are available to pick up die and automatically dispense epoxy.
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6. Epoxy impregnated fiberglas preforms are available for a variety of applications, including substrate attach and
package sealing.
7. Cure temperature is much -lower than eutectic attach temperature. - -
Disadvantages. Disadvantages of epoxy die bonding are:
1. Maximum operating temperature is currently limited to about 275"C, although some newer systems may operate
- above this temperature. Note from Table B-2 that some epoxies are limited to only I25°C.
. f •** " •'
2. Incomplete curing may occur under the centers of large devices (about 0.120 by 0.120 inch) and large substrates
(0.250 by 0.250 inch and larger). This factor can cause device-substrate or substrate-package separation under
.... high-vacuum conditions due to outgassing of the uncured epoxy. Use of a vacuum oven during the cure cycle
should reduce or eliminate this problem.
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WIRE BONDING
GENERAL
Wire bonding is a process in which wires are added to a hybrid microcircuit assembly to complete the current carrying
paths. ' These wires must be added to most semiconductor devices as well as many types of packages.
THERMAL-COMPRESSION BONDING
Ball Formation. Thermal-compression (TC) bonding uses pure gold wire to effect the interconnections. The gold wire
is fed downward from its spindle mounted spool through a tube leading into a vertically mounted capillary bonding tool.
A ball is then formed on the end of the wire extending below the end of the capillary by passing a controlled hydrogen
flame across the gold wire.
Bond Formations. After a gold ball is formed, the first bond site is manipulated to a point directly under the tip and
ball. The gold wire is floating loosely in the capillary bonding tip and, as the tip is lowered to the first bond site, the
wire retracts into the tip unti l the ball contacts the bonding face of the tip. Both the ball and wire are now lowered
onto the bonding site. Continued downward motion applies a preset pressure to the gold ball, deforming it and forming,
a diffusion type bond.
After the first bond is formed, and after a preset period of time, the bonding tool is raised with the wire continuing to
feed freely through the bonding tool. The tip rises directly above the first bond site and, due to the shape of the end
of the bonding tool, the wire can be fed out in any direction to approach the second bonding site. Experience suggests
that generous loops will provide the best wire strengths. The wire should not be strained by stretching it tight when
feeding out wire during travel to the second bond area. After the bonding tool is positioned over the second bond site
with properly looped wire, the capillary is again lowered and the second terminating bond is formed. This second bond
is not a ball bond as was the first , but is called a wedge bond because of its shape. The wedge shape facilitates the
removal of the wire tail as the gold wire is thin and weak at the narrow, pinched edge of the wedge.
After a preset period of t ime , the bonding tool is again released and allowed to rise. At this point, the hydrogen flame
cuts through the wire forming a new ball for the next bonding cycle.
Temperature Requirements. In most thermal-compression bonding both the workstage and capillary are heated continuously.
With conventional bonding machines the workstage temperature ranges from 275°C to 400°C, depending on the assembly
mass and bonding pad metal. Pulse bonders are now available which provide a heat pulse to the capillary only during
the bonding operation. Many bonding operations may be performed at room temperature, although workstage heaters are
provided if needed. Such bonders were developed for extremely heal sensitive devices, as well as for the hybrid
industry. The obvious advantage is to greatly reduce the temperature to' which all the devices in the hybrid circuit are
subjected to during bonding.
Advantages. The advantages of thermal-compression bonding are:
1. Very 'strong bonds are formed in any direction; the wire usually breaks, rather than the bond.
2. Missed bonds can be replaced on the original bonding site. ,;
Disadvantages. Disadvantages of TC bonding are:
1. The die must be heated to temperatures ranging from 250°C to 400°C for good, strong bonds, unless pulse bonding
- _ equipment is available.
2. This method utilizes gold wire which may result in purple plague, as discussed earlier.
.V Bonding pad areas of at least 4 mils square are required for I mil wire due to ball size. Also, the ball size
increases as it is flattened under the pressure of the bonding tip. It may expand to six times the original wire
size.
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ULTRASONIC BONDING
General Considerations
Wire interconnections, using ultrasonic equipment, may be performed in two ways. In one, either gold or aluminum
wire may be used. Both bonds are wedge bonds, and this method is called ultrasonic wire bonding., In the other, only
gold wire may be used. The first bond is a ball bond, ».id the second is a wedge bond. The second method is known
as ultrasonic ball bonding. Before distinguishing between wire bonding and ball bonding, a discussion of the principles
of the ultrasonic bonding process will be given.
Since the ultrasonic bond is primarily a surface-diffusion bond, a discussion of metallic surfaces is necessary.
Surface Irregularities. The finest, most carefully polished metal surfaces exhibit irregularities (after all polishing compounds
are removed) of between 150 and 250 atomic diameters in peak-to-valley vertical distances. As soon as such a specimen
is exposed to the normal atmosphere, reaction with oxygen occurs and oxides of the base metal begin to form. In the
case of aluminum, for example, the oxide would be aluminum oxide.
Oxides. These oxides are actually useful in ultrasonic bonding. By bringing together two such surfaces, and using a
suitable pressure, the oxides can be made to fracture and expose the underlying metal. Introduction of a scrubbing
motion to the wire while pressure is maintained breaks up the oxides, and they act as a scrubbing agent for the underlying
base metals. As the oxides are scrubbed away, the base metals come together. The high asperities of the base metals,
in scrubbing together under pressure, become flatter and wider, while at the same time the oxides are broken up and
dispersed to the edges of the scrubbed area. Due to the surface nature of the base metal some oxides become trapped
in the metal valeys. Oxide entrapments are not significant unlecs they contain corrosive contaminants. Such bonds, in
many instances, are stronger than the parent metals and quite often exhibit grain boundary failures under testing. It
should be noted that pure gold does not oxidize: Therefore, relatively longer scrub times, at higher power and pressure,
are required to break down the oxides it contacts and to form a good bond.
Contaminants. " In the normal process of handling semiconductor devices airborne contaminants, such as moisture and
oily vapors, are deposited on all surfaces, the human breath carries many corrosive, oily vapors.and thus provides a
constant source of trouble for very sensitive microcircuits. Hands carry oil soluble saline films that, when in contact
with delicate thin films of integrated circuits, are extremely corrosive. Not only are these films corrosive in nature, they
also serve as surfaces lubricants and, if not removed, greatly inhibit the ultrasonic scrubbing action previously described.
The integrity of such ultrasonic bonds becomes questionable. Other contaminants are photoresist films used at nearly
every step in the fabrication of semiconductor devices. Such films must be completely removed to achieve good contact
with the metallized surfaces. Residual films of photoresist are often difficult to detect, and the character of these
chemicals can change severely if they are not properly stored and used.
Cleaning. To achieve a reliable ultrasonic bond, the cleaning and handling processes for all materials used in the
semiconductor fabrication process must be well documented and followed precisely. Prior to bonding, the assembly must
be cleaned to remove any airborne or operator induced contaminants. Cleaning should take place within two to three
hours of the time the device is to be wire bonded. Bonding wire and the tools it contacts should be cleaned with Freon
type solvents before being installed on the bonder. Once the metals to be joined are cleaned, good metallurgical bonds
are produced.
Ultrasonic Wire Bonding
Equipment. The component assemblies of equipment are essentially the same as those used for ultrasonic ball bonding.
The heart of either system is the power supply and matched frequency transducer-coupler assembly. Major differences
are the bonding tools, method of applying pressure to the bonding tip, and the termination method.
Tooling. The bonding tool itself, and its configuration, are the aspects of tooling of most concern. The ultrasonic
bonding tool has seen a transition from a simple wedge type to a very complex bonding tip. Several finishes on the
face of the tip that contacts the wire are available, including flat, grooved, and concave.
If all contacting surfaces are parallel, the simple flat face would be ideal. Unfortunately, contact surface parallelism is
unusual in thick or thin films due to the substrate. On uneven, nonlevel surfaces, the flat faced tip permits the wire to
slide sideways, and sometimes completely out from under it, during ultrasonic scrubbing. When this occurs, the mass
of wire under the tip changes resulting in substandard bonds. For this reason the flat faced tip is not recommended.
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The grooved tool has a one-half mil groove transverse to the centerline axis of the.:wire. On a I mil wire the,; groove:'
rolls a one-half mil wave of metal to and fro as the tool vibrates ultrasonically. This can create intergranular stresses
leading to lower than average bond strength. Because of this, experience has shown this type of tool to be undesirable
wi th wire of less than 2 mil diameter.
, , • - , . , • - • ..-:. .'f.-1
The concave tool has a shallow groove parallel to the centerline axis of the wire, usually 0.3 mils deep with a radius of
12 mils. This groove assists in keeping the wire centered under the tip which is especially useful when bonding to rough,
uneven surfaces such as those found in thick films. It also helps to'contain the sideward'spread of: the wire-during the
bonding process. Another feature of this type of tip face is that it produces more consistently uniform wire bonds than
either the transverse grooved or flat faced tip. This concavity also tends to relieve the sharp (less than 0:0003; inch)
radius of the tip heel where most wire breaks occur. Experience has shown this type of tip to be desirable for use
with wire of 0.7 to 1.8 mil diameter. . > , • , • j,. ..,'
Important considerations in selecting the appropriate ultrasonic bonding tip are:
1. Wire size and type.
. - . • • - V
 i . JVJ-i.l ' .1-
2. Bond area available. . i.- . .:
3 . Bond size desired. • . • ; : , . ,
4. Bond strength required.
Taking these items in order, the wire size and type usually are dictated by the current carrying requirements-that the
interconnect wire is to meet. For example, a I mil wire of 99.99 percent gold will burn out at about 0.750A; a I mil
wire of 99.99 percent aluminum will burn out at about 0.38A; and a I mil wire of I percent silicon-aluminum alloy will
burn out at about 0.48A. (See Figures B- l , B-2, and B-3.) Obviously, the wire size and material will be> determined
by design engineering. A conservative maximum current would be one quarter of the burn out value.
Bond area is determined either from manufacturer data or from optical measurements. This area is the over-all size of
the bonding pad or pads on semiconductors and circuit films. Those bond areas vary quite widely from device to device
and from manufacturer to manufacturer. Bonding pads may be as small as 2 mils square requiring wire no larger than
1 mil and great care in bond placement.
Bond size is a combination of bond length, bond width, and wire size. For a given wire size, the bond size is largely
determined by the size and shape of the bonding tool face. The length of the bond is approximately equal to the face
length, but the width depends more on the shape of the face. As discussed previously, the concave face tends to
contain the sidewise spread of the wire. \ '---'••
Bond strength required is related to the wire size and the environment the completed circuit will be subjected to
Factors that influence bond strength include alloy, temper, elongation, bonding tip face, surface contamination and surface
texture. MIL-STD-883 (ref 34) contains testing methods and minimum bond strength requirements.. -'•.'• . • • - • ' '
* ' ' • ; • . . ' . - ' ' • • - . " ' • '
Bonding Pressure. Bonding pressure in ultrasonic wire bonding is pressure applied through the use of dead weights, the
position of which can be manually varied.
By moving the weight away from the pivot point increasing pressure is applied to the bonding wedge. Moving the weight
towards the pivot decreases the pressure on the bonding wedge.
The actual location of the weights, with regard to the pivot point, is determined by the equipment manufacturer/ The
extra weight afforded by the wire holding and clamping accessories forward of the pivot point also affects the method
and location of weight adjustments. i :. • • . • • , - f -
Termination. Termination method in ultrasonic wire bonding involves-correctly sequenced wire clamping and clamp
movement cycles. The clamp performs two functions: " ' • ' * • "'"" '
v • . - . • • : • - . . . < . - . . t . : -
1. It either opens or closes on the wire to allow it to reel off freely, or to hold it firmly. • - • • ' • ' . • •
2. While closed it remains stationary to hold the wire, or by cam actuation it moves backward to break the wire,
. then forward to refeed it. ; .
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Advantages. The advantages of ultrasonic wire bonding are: . •
1. No heat is required, nor is appreciable heat generated during bonding. • • • ' ."•.
2. Both aluminum and gold wire may be used. Aluminum is cheaper if the wire will handle the current.
3. Using thin film aluminum substrate metallization it is possible to produce a monometallic interconnect system and
eliminate.problems associated with iritermetallics. . - , - , ' : • /• . . .
Disadvantages. The disadvantages of ultrasonic wire bonding are: . • - • . . ,
1. Bond strength is less than obtainable in the gold thermal-compression bonding; the bond will generally'fail 'at the
heel rather than breaking the wire. With aluminum wire even less bond strength is obtainable.
2. The current carrying ability of aluminum wire is considerably less than gold.
.V Bonding is permitted only in one direction. The second bond must be directly behind the first bond to properly
position the wire under the tip.
4. Clear area in the vicinity of the bonding site must be greater than required for TC bonding since the tool is
larger.
Ultrasonic Ball Bonding . ,
Equipment. Equipment used in the ultrasonic ball bonding is essentially the same as that for ultrasonic wire bonding.
Differences between the two techniques lie in tooling, pressure application, and termination methods. . . . . •
Comparison fo Thermal-Compression Bonding. Ultrasonic ball bonding is similar to thermal-compression bonding as
follows: . ,
 : . . - . - . . , - . . . . . : . ;
I . . . Both require gold wire. . • , . •. -
T . . . , . .
2. The first bond of each method uses a gold ball.
3. The second bond of each method is a wedge bond. • .;.: . . • •
4. Both methods use a hydrogen flame to aid in the termination process. • . . i ••.•
The differences are that ultrasonic energy is used to deform and scrub the gold wire into the.bonding area -for'the
ultrasonic ball bond process. Thermal energy provided by ..a heated workstage and heated wire bonding tool is used to.
deform and press the gold wire into the bonding area for the thermal-compression, bonding process.- A stream of dry
nitrogen gas is directed over the bond area in the thermal-compression process but is not required in the ultrasonic
bonding process since the. chip remains at essentially room temperature; • : - . •'. .
This method of interconnection is used:
1. When no heat can be used to attach interconnection wires. . . . . • •.
2. • When it is physically impossible to gain access to the required bonding area with an ultrasonic wire- bonding tip.
3 . When otherwise required b y detail specifications. • . . .
Tooling. As with the thermal-compression .wire bonding tip the gold wire feeds through the hollow capillary, from.a spool
mounted above and over the tip. The ultrasonic ball bonding tip is normally manufactured with a 30° taper, as is the
thermal-compression bonding tip. Ultrasonic ball bonding like thermal-compression bonding permits bonding in any
direction without rotating the work.. This! is due to the symmetrical configuration of the tool tip. - . - . . . . '
Wire and Pad Size. As with ultrasonic wire bonding the wire size is .determined by the circuit; requirements although it
is usually 1 mil gold wire. Bond area available for bonding was previously discussed under ultrasonic wire, bonding.
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Bond Size. Bond size is from two to six times the wire diameter. However, the size of the gold ball should be very
closely controlled. This is made possible by varying the size of the hydrogen flame, flame off speed, flame overtravel,
and bonding tip height above flame after second bond is made. The ideal size of the ball prior to bonding is two wire
diameters. Surface conditions on the die might require a slightly larger ball, a determination to be made during bonding
schedule development.
Bond Strength. Bond strength desired is that of the parent metal if attainable. Without an additional step, ultrasonic
ball bonds will usually break at the second bond which is a wedge. A second ball bond may be placed directly over
the wedge bond for greater strength. This second bond is then terminated on the same bonding pad. With the additional
bond, the interconnect becomes a double ball bond and the wire rather than the bond will usually break when tested.
Bonding Pressure. Bonding pressure of both the first and second bonds in gold ball bonding may have different pressure
loads. This is so because of the unique way in which adjustable spring loads are imposed on the transducer-coupler
assembly. The pressure spring for the first bond works in a horizontal direction against the transducer. Most of the
transducer-coupler assembly weight is forward of the transducer pivot point or toward the bonding tip. While in this
first bond position, the second bond pressure spring (which is vertically attached to the cam follower) is held away from
a stop pin on the transducer. This allows only that weight, or pressure, on the bonding tip that is imposed by the first
bond pressure spring. As the bonding machine cycles to the second bond position the cam follower lever is allowed to
rise against the stop pin. thereby imposing its pressure on the bonding tip. In the ultrasonic ball bonding process high
gram pressure (90 to 120 grams) is needed to cut through the gold wire to form the wedge (second) bond. As the gold
wire is actually cut through in the wedge bond termination it is easier to pull the cut through wire residue from the
second bond point without disturbing the bond.
Termination. Termination is made by proper sequencing of the bonding tool and wire clamps as in the case of ultrasonic
wire bonding. The purpose of this sequence is to have minimum drag on the wire during the stringing and looping
cycles of wire bonding. The wire clamps are closed in the reset position (with gold ball against capillary face). From
reset to first search the wire clamps remain closed. As the capillary drops to the first bond position the wire clamps
open. The clamps remain open until the capillary rises about 90 mils above the second bond position, at which lime
they will close and rise with the capillary assembly, thus pulling the tail. The wire clamps remain closed until the
capillary has reached the reset position and the flame off torch forms a new ball. At this time the clamps open and the
spool rises pulling the gold ball against the capillary face. The clamps close again and the machine is at the end of its
cycle.
Advantages. The advantages of ultrasonic ball bonding are:
1. Room temperature bonding.
2. By use of a double ball system a bond may be made that is stronger than the wire.
3. Bonding may be made in any position depending on the tool shape.
4. Since the tool is smaller than that required for ultrasonic wire bonding the bonds may be made in restricted areas.
Disadvantages. The disadvantages of ultrasonic ball bonding are:
I.. Gold wire must be used.
2. If a double ball system is used bonding costs are increased since more bonds are made.
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BEAM LEAD BONDING
Two methods are in use for beam lead bonding. The earliest method, and by far the most popular in industry, is the
so-called wobble bonding. A later development known as compliant bonding is also utilized to some extent.
WOBBLE BONDING
Bonder Operation. Wobble bonding employs a tool somewhat the shape of a die attach collet. Instead of a scrubbing
motion the tool literally wobbles about its vertical axis during bonding so that each beam on the device is bonded
sequentially. Common practice is to make two revolutions to ensure that all beams are bonded. The interconnect is
basically a thermal-compression bond since both the work holder and tool have heaters, and pressure is applied to the
tool during bonding. Bonding may be accomplished with a cold substrate and heated tool, a cold tool and heated
substrate, or with both heated.
Beam lead bonders utilize a partially surfaced mirror so that the face of the device may be viewed by the operator
(beam lead devices are bonded face down) while simultaneously viewing the metallization pattern on the substrate. The
tool utilizes a vacuum hole to allow the device to be picked up and held until placed on the metallization. When the
beams are aligned optically with the metallization pattern, a switch is activated by the operator to cause the tool to
contact the substrate and bond the device. The tool rises automatically at the end of the bonding cycle.
Film. Beam lead bonding may be made to both thin and thick film gold. Thick film platinum-gold or palladium-gold
work equally well.
Substrate Flatness. One matter of concern is substrate flatness. An economic advantage of thick film processing is the
ability to work with as-fired substrates which are not known for their flatness. If a sufficiently warped substrate is
utilized, the chance that one or more bonds will not receive sufficient pressure is heightened. This can be found by
visual inspection and repaired with a simple single bond machine. Such rework is time consuming and generally
undesirable.
COMPLIANT BONDING
Bonder Operation. In order to accommodate less than ideal substrates the compliant bonder was developed. This bonder
places a soft metal washer over the beams prior to bonding. The thought here is that the bonding forces will be better
distributed even if the substrate surface in the area being bonded is somewhat out of parallel with the work holder, or
if the metallization thickness is not constant at all bonding fingers. Introduction of the compliant washer somewhat
complicates the machine and increases its cost. The washer is expended in making the bond and a new one used for
the next device. The tool may wobble or simply come straight down on the washer. Washers must be available for
all device sizes used.
ETCHED DEVICE
As mentioned previously, the beam lead device is etched out, not scribed out, so the problems encountered with less
than perfectly scribed dice simply do not exist.
CHIP REMOVAL
If a chip is defective it may be removed with a sharp tool, tweezers, or a small machine designed to hold the package
or substrate while a tool is positioned and moved to scrape the chip from the metallization. If one or more beams
break from the chip and continue to adhere to the metallization these beams simply become part of the next bond.
ADVANTAGES OF BEAM LEAD BONDING
1. Beam lead devices exhibit at least an order of magnitude higher reliability.
2. Time required to completely bond the device is essentially independent of the number of beams, thus reducing
bonding labor, especially for complex integrated circuits.
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3. Rework is easily accomplished.
4. Bonding inspection is easily accomplished.
DISADVANTAGES OF BEAM LEAD BONDING
1. Many desirable device types are not as yet available in beam lead configuration.
2. Some current MOS devices may be degraded or damaged during beam lead formation, .thus eliminating them as
candidates for this technology. ;
.V Bonding machines are expensive although possessing a high production capability.
4. Devices are more expensive than conventional chips, even when the labor to attach both types is taken' into
consideration. This may not be the case for complex hybrids due to the increased yields and rework capability.
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Acceleration: diodes 16-6 thru 16-9; 1C 17-5,
17-15, 17-18; xstr 18-7, 18-9, 18-iO
Accelerometers: misc 15-4
Actuation: ord 9-11
Actuator arm: rly io-g(, 10-29
Actuator bead gap: rly 10-7
Actuator travel: sw 12-3, 12-11
Adapter: conn 4-17
Additives: cap 3-15
Adhesive failure: misc (It see) 15-12
Aging: cap 3-19
Air Force Design Handbook: ord 9-18
Air Force Manuals: ord 9-18
Air Force Regulations: ord 9-^-19
Air, variable: cap 3-8, 3-42, 3-43
ALERT Summaries:, attach 1-9, 1-10;
btry 2-10, 2-11; cap 3-37 thru 3-45;
conn 4-12 thru 4-18; diodes 16-33 thru 16-36;
fstnr 5-9, 5-10; fuses 6-16, 6-17; gskt 7-14;
1C 17-39 thru 17-47; matl 8-18 thru 8-24;
ord 9-23, 9-24; rly 10-25 thru 10-30J
res 11-29 thru 11-35; sw 12-26 thru 12-28;
xstr 18-40 thru 18-47; valves 13-8 thru 13-10;
wire 14-4 thru 14-7; misc 15-4 thru 15-17 .
Alignment: rly 10-6
Allotropic structures matrix: matl 8-14
Alpha: xsti- 18-14 ,
Alpha alloys: matt 8-14 ,
Alpha-beta alloys: matl 8-14 -
Alpha/numeric magnetic indicator: misc IS4-!!
Aluminum contacts: 1C 17-7
Aluminum, electrolytic: cap 3-8; 3-43
Aluminum wire: App B-16
' • ' • • -
f
 ;
Amplifiers: misc 15-4
. :--f :• :• ' ' -:-i
Analysis direction: btry 2-5; cap 3-4; conn 4-4;
diodes 16-4; fuses 6-4; rly 10-4; res 11-4;
sw 12-4; xstr 18-4
•(j
Anode egress lead: cap 3-19
' ( • ' . . . • ' .
Anode preparation: cap 3-25
I • • : . •
Anode slug: cap 3-19, 3-23
Anodes, wrong: cap 3-7, 3-40
Anomaly, external: btry 2-6; 1C 17-5, 17-12,
17-13, 17-48 • ..- ; • • .; .
Anomaly, mechanical: ',cap 3-5 thru 3-7, 3-41;
diodes^ 16-4 thru 16-7, 16-34 thru 16-36;
fuses 6-5; rly 10-4, 10-5, 10-7, 10-28;
res 11-5, li-7; sw 12-4, 12-6, 12-28;
xstr 18-4, 18-6, 18-8, 18-46, 18-47 .
Antimony: attach 1-5, 1-9 •• .-.. • :....>
Application: valves 13-4, 13-10
Application considerations: rly 10-20 .
Application problem: conn 4-12
 ;
Armature binding: rly 10-6, .10-26, 10-27
Armature relays: 10-6, 10-7, 10-9 thru 10-19
Assembly: cap 3-13, 3-15, 3-16, 3-21, 3-23,
3-25, 3-26, 3-27, 3-31, 3-33, 3-34;,
diodes 16-12, 16-14, 16-16 thru 16-20, 16-25
16-26, 16-28, 16-29; fuses 6-10 thru 6-13;
1C 17-18, 17-19, 17-21, 17-22, 17-24, 17-27,
17-28, 17-31, 17-34; misc (motor) 15-13;
riy 10,-13, 10-15, 10-16, 10-17, 10-23;
res 11-13, 11-15, 11-17, 11-19, 11-21 thru
11-25; sw 12-12, 12-13, 12-15; xstr 18-15,
18-16, 18-18, 18-24, 18-26, 18-27, 18-33,
18-35, 18-36 ..-' . ,
Atmospheric effects: fuses 6-9; sw 12-11,
12-48
Attaching methods: 1-1 thru 1-10
1-2
Attachment of leads: cap 3-15
Avalanche condition: cap 3-19
Balanced armature: rly 10-9
Ball bonding: App B-2, B-ll
Ball bonding equipment: App B-ll
Ball formation: App B-8
Base-emitter voltage: xstr 18-14
Bathtub curve: 1C 17-13
Battery heater malfunction: btry 2-11
^
Batteries: 2-1 thru 2-11
Beam lead bonding: App B-13, B-14
Beam lead devices: App B-2
Bearing failure; LOX pump: misc 15-15
Bearings: misc 15-4
Bellows: gskt 7-6
Bent and cracked component: conn 4-18
Beta: xstr 18-14
Beta alloys: matl 8-14
Binding: gskt 7-11, 7-12
Bipolar: xstr 18-3, 18-10, 18-12, 18-14 thru
18-21
Bleed-out, silicon: App B-2
Blowers and fans: misc 15r4
Board, printed wiring: misc 15-4, 15-5
Bolthead failure: fstnr;5-4, 5-9, 5-10
Bond formation: App B-8 •
Bond reliability: App B-2
Bond siz.e: App B-12
Bond strength: App Brl2
Bonder operation: App B-13
Bonding: App B-2 thru B-17
Bonding epoxies; App B-6
Bonding pressure: App B-10, B-12
Bracketry: valves 13-6
Brazing: attach 1-3
Break, spring: misc 15-9
Breakdown of dielectric: cap 3-6, 3-7, 3-9,
3-38 thru 3-40, 3-44
Brittle O-rings: misc 15-15
Broken: wire 14-7
Broken coil lead: misc 15-11
Broken component: conn 4-14
Broken connection: misc (filter) 15-7
Broken filaments: misc (It see) 15-12
Broken wire: attach 1-5, 1-8, 1-10; misc
(coil) 15-5
Bulk short: 1C 17-7
Bulk wafer: diodes 16-8; xstr 18-9
Burn-in: cap 3-6 thru 3-9, 3-11; diodes 16-6
thry 16-9; 1C 17-7, 17-8, 17-12, 17-17, 17-18,
17-25; res 11-5 thru 11-9; xstr 18-7, 18-9,
18-11, 18-J2
Burrs: gskt 7-13
Bushings: gskt 7-6
Cammed out recess: fstnr 5-5, 5-6
Canister: ord 9-4, 9-24
Cap nuts drop off: misc (audio devices) 15-4
Capacitance: cap 3-6 thru 3-9, 3-12, 3-40,
3r43, 3-44, 3-47
Capacitance drift: cap 3-11
Capacitor fundamentals: pap 3-3
Capacitor types: cap 3-3
Capacitors: 3-1 thru 3-47
Carbon composition'resistors: 11-3, 11-12,
11-19, 11-20, 11-25, 11-27, 11-28
1-3
Carbon deposit: matl 8-6
Carbon film resistors: 11-3, 11-6, 11-12,
11-13, 11-14, 11-22, 11-27, 11-28, 11-31
Cartridge, pressure: ord 9-7
Case damage: rly 10-8; sw 12-7, 12-29
Case opening: fuses 6-14; sw 12-16, 12-24
Cast explosive: ord 9-7
Categories: attach 1-3
Cathode: cap 3-20;
Cathode preparation: cap 3-7 s
Cathode ray tube: misc (electron tubes) 15-6
. ' - . ' • • - * • • • . . .
Cavity types: diodes 16-6, 16-8, 16-9; ,
xstr 18-11
Centrifuge: 1C 17r5, 17-6, 17-8, 17-15
Ceramic: cap 3-3, 3-5, 3-13 thru 3-19, 3-39
thru 3-41
Ceramic slurry: cap 3-16
Channel: xstr 18-22
Channeling: 1C 17-15; xstr 18-7, 18-45, 18-46
Characteristics: cap 3-12, 3-19, 3-30;
conn 4-6; diodes 16-11, 16-24; fuses 6-9; ,
rly 10-9, 10-20; res 11-12; sw 12-11, 12-18;
matl 8-14; xstr 18714, 18-22, 18-31 ,,
Charge carriers: xstr-18-22
Chemical attack: conn 4-16; matl .8-6, 8-22
Chemical reaction: attach 1-3
Chip: diodes 16-11, 16-16, 1C 17-5, 17-7,
17-8, 17-10, 17-13, 17-14, 17-45, 17-46;
xstr 18-7, IS-rlS, 18-23, 18-32, 18-43, 18-47
Chip bonds: diodes 16-9, 16-16 , .
Chip removal: App B-13
Chlorinated hydrocarbon: matl 8-8
Choosing a system: ,fstnr 5-5
Chopper: rly 10-9, 10^31
Circuit breakers: 6-6 thru 6.-8, 6-18
 L . . . . ,
Circuit continuity,:, ord 9-16 .. .. .^, ...,
Circuit protective devices: , 6-3t thru 6-1.8 ,.. ,
Clamping: App B-3 ,, ,,;. ,..j ., ,
Clamps: misc 15-9 ? - r, •. „
Classification: rly 10-21
Cleaner attacks dielectric: ^matl 8-4, 8-2b
Cleaning: matl 8-4, 8-8, 8-19, 8-20;
APPB-8 . • : - • • ! ' . • • . . ,-.-.!i.,;.,;,:r..;/.--:-
Cleaning media: matl 8-8. ..,.; ,.. ,
Clutch recess: fs.tnr.5-6.,.,. . . ... ., .,,
Coating: cap 3-20; matl 8-9, 8-11 ' :
Coating materials: matl 8\*9 - • •"•-••: ' ' -•
Coatings of anode: cap 3-26
Coaxial: wire 14-7
Coefficient of expansion: matl 8-14 *.
Coil opened: rly 10-7, 10-9, 10-28, .10-32
Coil shorted: "rly 10>7, 10-9, 10^28,"lt»-3'2"
Coil windings: rly 10-10 .
Coils, inductance: misc 15-5 . . . ' . - ;
Coil cleaning techniques: matl 8-8
Cold How,: gskt 7-5, 7-r6, 7-13 , . ...
Cold solder connections: attach 1-6; cap 3-5,
3-37
- ; " , . . '. .^ f. •
Collector reverse leakage: xstr 18-14
. - • ' . . - . , \ . • :Command destruct unit: ord 9-6
Compatibility: .gskt7-13, 7-14; valves 13-7 "
Composition: matl 8-:4, ,8-19
Compound chart: gskt 7-;9
Compounds: gskt 7-8
Compression device: gskt 7-5
Compressive forces: gskt 7-5
Computer and recording elements: raise 15-5
Conductive bridging: cap 3-28
Conductive film: App B-2
Conductive material: 1C 17-8, 17-41, 17-42;
wire 14-5, 14-6
Conductive particles: diodes 16-10
Conductive plates: cap 3-12, 3-13
Conductivity: xstr 18-22
Configuration analysis: conn 4-5
Conformal coating/potting: matl 8-4, 8-5,
8-9 thru 8-13,. 8T19, 8-20
Connection: misc (term block) 15-10;
(xdcr) 15-16; (xfmr) 15-16
Connector types: 4-3
Connectors: 4-1 thru 4-18 .
Construction: cap 3-14, 3-15, 3-22 thru 3-25,
3-32, 3-33; conn 4-7 thru 4-9; diodes 16-12
thru 16-15, 16-25 thru 16-27; fuses 6-10, 6-11;
1C 17-18, 17-19; rly 10-14, 10-15; res 11-13
thru 11-20; sw 12-13 thru 12-15, 12-21 thru
12-23; xstr 18-15 thru 18-17, 18-24, 18-25,
18-33, 18-34 ,
Construction techniques: xstr 18-14 thru 18-16
Contact: res 11-6, 11-7, 11-31, 11-32;'
sw 12-3, 12-6, 12-7, 12-18, 12-19, 12-26,
12-27
Contact chatter:, rly 10-7
Contact considerations: ,rly 1079
Contact contamination: misc (slip ring assy)
15-10 '
Contact defects: rly 10-6 thru 10-8
Contact desiccants: matl 8-8
Contact gap: rly 10-6
Contact life: rly 10-20
Contact noise: misc (slip ring assy) 15-10
Contact overtravel: rly 10-7 '
Contact performance: rly 10-9
Contact pressure: rly 10-7
Contact resistance: rly 10-7, 10-8, 10-28
Contact transfer: rly 10-7
Contaminant transportation media: matl 8-8
Contamination: attach 1-3; Ijtoy 2-10; cap 3-5,
3-6, 3-38, 3-40, 3-42, 3-45;'conn'4-13 thru
4-17; diodes 16-6, 16-7, 16-9, 16-16, 16-34
thru 16-36; fuses 6-6, 6-17; gskt 7-4, 7-6,
7-11, 7-12; 1C 17-14, 17-15, 17-17; misc
(contact) 15rlO, (It see) 15-12, (tubing) 15-16;
rly 10-5 thru 10-8, 10-15, 10-22, 10-25 thru
10-30; res 11-6, 11-7, 11-10, 11-21, 11-26,
11-31 thru 11-33; sw 12-6, 12-7, 12-10,
12-16, 12-24, 12-26, 12-27; xstr 18-7 thru
18-9, 18-13, 18-15, 18-23, 18-32, 18-43,
18-44, 18-46; valves 13-4, 13-9, App B-8
Control equipment: valves 13-6
Controls: 1C 17-31
Controller and switch failure: misc (env
sim equip) 15-6
Copper: wire 14-4, 14-5
Core deterioration: attach 1-5, 1-9
Cordwood construction: attach 1-7
Corona discharge: res 11-6, 11-30, 11-31
Corotron voltage regulator: 'misc (power
supply) 15-14
Corrosion: btry 2-10; cap 3-28; fstnr 5-4,
5-9; gskt 7-11 thru 7-13; 1C 17-5, 17-6,
17-13, 17-40; matl 8-4, 8-6, 8-14, 8-18,
8-22, 8-24; rly 10-8, 10-30; misc (tubing)
15-16; res 11-7, 11-34; sw 12-6, 12-7, 12-8,
12-26; xstr 18-8, 18-19, 18-22, 18-28,
18-37, 18-42, 18-47; valves 13-4, 13-9;
wire 14-7
Corrosive acid formation: matl 8-6, '8-22
Corrosive monomers: matl 8-8
Cotton clothing: 1C 17-37; ord 9-15
1-5
Cover not fireproof: misc (elect tube) 15-6
Cracked case: cap 3-6, 3-39
Cracked coupling nut: misc (fittings) 15-8
Cracked die: 1C 17-5, 17-40
Cracked fan blade: misc (blowers) 15-4
Cracked filler ports: btry 2-11
Cracked lines: misc (hose) 15-11
Cracked plating: misc (prtd wir bd) 15-4
Cracked rubber: matl 8-5, 8-21
Cracked sleeves: misc (fittings) 15-8
Cracked solder connections: attach 1-5, 1-6,
1-9; matl 8-5, 8-20
Cracked stamp caps: misc (ID dev) 15-11
Cracked studs: fstnr 5-4, 5-10
Cracked substrate: fuse 6-6
Cracked wafers: 1C 17-10
Cracks: cap 3-15
Cracks in clamps; LOX system: misc
(hardware) 15-9
Cracks/splits in Teflon jacket: wire 14-7
Crazing: 1C 17-14
Creep: gskt 7-5, 7-6, 7-13
Crimp connection: attach 1-5, 1-10
Crimping: attach 1-4, 1-5, Ir8, 1-9;
fstnr 5-5
Crimping tool: attach 1-5, 1-10
Critical parameters: cap 3-10
Critical process: cap 3-13, 3-14, 3-25;
diodes 16-12, 16-25; fuses 6-10; sw 12-12,
12-21; xstr 18-15, 18-23, 18-32
Crystal growth: attach 1-6
Crystals: misc 15-5, 15-6
Curie point: cap 3-12
Curing: cap 3-15; wire 14-6
Current application effects: fuses 6-9;
sw 12-11
Current carrying capacity: sw 12-3
Current densities: cap 3-25
Cutter: ord 9-6
Cylindrical multipin connectors: 4-6 thru 4-11
DC leakage: cap 3-3, 3-7, 3-9, 3-11, 3-28,
3-40, 3-41, 3-45
Damage: cap 3-6, 3-9, 3-44; conn 4-14 thru
4-18; gskt 7-11, 7-12; res 11-4 thru 11-7,
11-29, 11-31 thru 11-35; wire 14-7
Debonding; diode: misc (fin and surf '.
treatment) 15-7
Decanning: cap 3-28
Decapping: xstr 18-19, 18-28, 18-37
Decomposition products: matl 8-8
Defective component: conn 4-12
Defective controls on temp chamber: misc
(env sim equip) 15-6
Deformations: cap 3-15
Deformed plates: cap 3-6, 3-8, 3-38, 3-43
Deformed/severed wire: attach 1-5, 1-10
Degraded electrical characteristics: matl
8-10
Delamination: 1C 17-14
Delidding: fuses 6-14; sw 12-24
Delta shifts: xstr 18-10
Dented/severed shield: wire 14-6
Depletion/enhancement'mode: xstr 18-10
thru 18-12, 18-22
Depletion mode: xstr 18-10 thru 18-12,
18-22
Depotting: cap 3-17, 3-28
Design; spring: misc (hardware) 15-9; (tank)
15-16; valves 13-4, 13-5, 13-8 thru 13-10
1-6
Design compromises: btry 2-4; cap 3-4; conn
4-3; diodes 16-4; fuses 6-4; rly 10-4; res 11-4;
sw 12-4; xstr 18-4
Design considerations: cap 3-13 thru 3-16, 3-19,
3-21 thru 3-27, 3-30 thru 3-34; conn 4-7 thru
4-9; diodes 16-25 thru 16-29; fuses 6-10 thru
6-13; 1C 17-8 thru 17-34; rly 10-13 thru 10-17,
10-22; res 11-13 thru 11-25; sw 12-12 thru
12-15, 12-20 thru 12-23; xstr 18-15 thru 18-18,
18-23 thru 18-27, 18-32 thru 18-36
Design criteria: attach meth 1-7
Design inadequate: conn 4-13, 4-15, 4-16;
gskt 7-11, 7-13; 1C 17-9, 17-44, 17-47; matl
8-7, 8-24
Design level: cap 3-4; conn 4-3; diodes 16-4;
fuses 6-4; rly 10-4; res 11-4, sw 12-4; xstr
18-4
Destruction: misc (comp and rec elem) 15-5;
(part test tech) 15-14
Dewpoint: xstr 18-7, 18-45
Die: 1C 17-5, 17-8, 17-40, 17-41; xstr 18-3,
18-7, 18-46
Die bond shrinkage: diodes 16-6, 16-35
Die bonding: App B-2 thru B-7 3
Die collet: App B-2
Dielectric: cap 3-3
Dielectric breakdown voltage: cap 3-3
Dielectric constant: cap 3-12
Dielectric cracking/crazing: wire 14-6
Dielectric film: cap 3-19, 3-21, 3-23
Dielectric imperfection: cap 3-19
Dielectric leakage: wire 14-5
Dielectric withstanding voltage: fuses 6-7, 6-8;
sw 12-8, 12-9
Differential expansion/contraction: attach 1-6
Differential pressure: gskt 7-6
Diffraction grating: misc (optical devs) 15-14
Diffusion: 1C 17-7, 17-13, 17-14, 17-23,
17-43
Diffusion temperature: xstr 18-3
Diffusion time: xstr 18-3
Dimensions; stamp holder: misc (ID dev and
meth) 15-11
Diode fundamentals: 16-3
Diode sheared: misc (It see) 15-12
Diode-transistor-logic: 1C 17-2, 17-18
thru 17-22, 17-39, 17-45
Diode types: 16-3
Diodes: 16-1 thru 16-36
Disassociation chemical: ord 9-8
Disengaged mounting nut: misc (amp) 15-4
Displacement: sw 12-11
Dissection: cap 3-10, 3-11, 3-17, 3-35;
diodes 16-10, 16-21, 16-30; fuses 6-7;
rly 10-18; res 11-9, 11-11; sw 12-8, 12-16,
12-24; xstr 18-9, 18-19, 18-28, 18-37
Dissipation factor: cap 3-3, 3-6 thru 3-9,
3-11, 3-40
Distortion: gskt 7-6
Doping: xstr 18-3
Drift: cap 3-19; res 11-12, 11-21
Drive gear: res 11-7, 11-33
Duds: ord 9-4, 9-23
Dumet; oxidation: diodes 16-6, 16-35
Dust caps: misc (hardware) 15-10
Dynamic seals: gskt 7-6
Elastic limit: attach 1-4
Electrical and mechanical characteristics:
sw 12-8, 12-9
Electrical characteristics: matl 8-10;
rly 10-11, 10-21
1-7
Electrical failure: valves 13-5, 13-10 *., -
Electrical measurements: cap 3-10, -3-11;: '
diodes 16-8, 16-9; fuses 6-7, 6-8; res 11-9,
11-10 • '•• '•' .•""•- .v-:; .•••:.••' •'•
Electrical performance: btry '2-8 " -• ..' ,
Electrical testing: diodes 16-10; 1C 17-5, 17-7,
17-8 thru 17-11, 17-16; xstr 18-9, 18-12, 18-13
Electrical wire: 14-4 thru 14-7 v: -; ,: :
Electrolyte: btry 2-8v 2-9;.cap 3-19; 3-23
Electrolyte leakage: btry 2-10; cap 3-7, 3-9,
3-19, 3-41
Electromagnetic: ord 9-8
Electron tubes: misc 15-6
Electrostatic charge: res 11-6, 11-30
Electrostatic discharge: 1C 17-9, 17-43;
ord 9-4, 9-23
Elevated temperatures: mat! S-S*"- •-. . " , -
 s
Embrittlement; fittings' 15-8; xstr 18-8, 18-47
Encapsulant: cap 3-13, 3-17
Encapsulant cracking: matt 8-4, 8-5, 8-19,
8-20
Encapsulating systems: attach 1-7
Enhancement mode: xstr 18-10 thru 18-12,
18-22 ' • ; • - . • - - . ../.
Entrained contaminants: attach1-3 • ; • " . " •
Envelope removal: cap 3-10, 3-11; diodes *
16-8, 16-10; fuses 6-7; res 11-9, 11-11,
11-26; sw 12-8; xstr 18-9
Environmental protection: matl 8-9
1
 " - • j - • • . . •
Environmental requirements: gskt 7-5, 7-6
Environmental simulation equipment: raise
15-6 " - ' • • • • • • • - : • •;••;• = • .
Epoxy bond: res 11-7, 11-32
Epoxy die bonding: App B-6
Epoxy resins: matl 8-11,' 8-12 v . .
Epoxy;,unstable: rly 10-8 * 10-29 .=• ... < :.
Equipment safety: ord 9-15 . T:
Etched device: App B-13
Equivalent series resistance: cap 3-3 -
Eutectic alloys: App B-3 ' •' vt
Eutectic die bonding: App B-3 thru B-5
Explosion: misc (It see) 15-12; ord/prop>9-9'
Explosion hazard: misc (lubricants) 15-13 •
Explosive: matl 8-14 ••> • •'- , '
Explosive bolt: ord 9-23 ;/ . ;.
Explosives: ord 9-7, 9-13 thru 9-17
Eye protection: ord 9-15
FEP: wire 14-4,. 14-7 ' - . •
FM mobile transmitters: ord 9-14
Fabrication: gskt 7-11; matl 8-14, 8-15
Fabrication considerations:' conn 4-7
Failed equipment indicators: btry 2-4; cap 3-4;
diodes 16-4; sw 12-4; xstr 18-4
Failed temperature coefficient test: cap 3-6
Failure: misc (fittings) 15-8; (hose) 15-11
Failure analysis: bat 2-5; cap 3-4, 3-17, 3-18,
3-28, 3-29, 3-35, 3-36; conn 4-4, 4-10, 4-11;
diodes 16-4, 16-21, 16-22, 16-23, 16-30 thru
16-32; fuses 6-4, 6-14, 6-15; 1C 17-35, 17-36;
rly 10-4, 10-18, 10-19, 10-23, 10-24; res
11-4, 11-26, 11-27, 11-28; sw 12-4, 12-5,
12-16, 12-17, 12-24, 12-25; xstr 18-4, 18-5,
18-19, 18-20, 18-21, 18-28, 18-29, 18-30,
18-37 thru 18-39
Failure analysis objective: btry 2-5; cap 3-4;
conn 4-4; diodes 16-4; fuses 6-4; gskt 7-11;
1C 17-35; rly 10-4; res 11-4; sw 12-4; xstr
18-4 • - -
Failure categories: btry 2-4; cap 3-4;
conn 4-3; diodes 16-4; fuse's 6-4; 1C 17r-4;
rly 10-3, 10-4; res 11-4; sw 12-4;
xstr 18-4 ' .
1-8
Failure modes: btry 2-4; cap 3^4; conn 4-3;
diodes 16-4; fuses 6-4; gskt 7-4, 7-11, 7-12;
1C 17-35; rly 10-3, 10-4; res 11-4; sw 12-4;
xstr 18-4
Failure of contacts: rly 10-3, 10-5 thru 10-7,
10-25 thru 10-29
Failure records: conn 4-5 , .
Failure to activate: btry 2-10
Failure to start: misc (gyro) 15-9
Failure verification: btry 2-5; cap 3^4;
conn 4-4; diodes 16-4; fuses 6-4; rly 10-4;
res 11-4; sw 12-4; xstr 18-4 • > -
Fans: misc 15-4
Fasteners: 5-1 thru 5-10
Fatigue: fstnr 5-5 .
Faulty anode lead-to-foil welds: cap 3-9, 3-44,
3-45
Ferrule: fuses 6-16
Field-effect transistors: xstr 18-3, 18-10 thru
18-13, 18-22 thru 18-39 .
Film: App B-13
Filter networks: misc (coils) 15-5
Filters, electrical: misc 15-6, 15-7
Filters, nonelectrical: misc 15-7
Fine leak: 1C 17-17
Finished capacitor level: cap 3-4
Finished diode level: diodes 16-4
Finished relay level: rly 1C-4
Finished resistor level: res 11-4
Finished switch level: sw 12-4
Finished transistor level: xstr 18-4
Finishes and surface treatments: misc 15-7
Firing circuit: of d 9-17 .
 ;
Fittings: misc (tubing & hose) 15-8
Flammability: matl 8-5, 8-21
Flange requirements: gskt 7-5
Flanges: gskt 7-5, 7-14
Flash fire; fluid: misc (fluid reg) 15-15
Flexing at rivet point: misc (blowers & fans.)
15-4
Flip chip devices: App B-2
Flow induced vibrations: misc (hose) 15-11
Fluids: misc 15-8
Fluorolube degradations: matl 8-6, 8-21
Flux redeposit: matl 8-8
Fluxing: wire 14-4
Foreign material: wire 14-4
Formability: matl 8-14
Formation: cap 3-15, 3-25, 3-33
Formation of hydrocarbons: misc (gen tech
data) 15-9
Fracture: gskt 7-5, 7-12; rly 10-6; res 11-5,
11-29
Fracture preclusion: attach 1-4
Fractured bolt head: ord 9-4, 9-23
Free electrons: xstr 18-3
Freon: diodes 16-7, 16-36
Frequency effects: cap 3-3; res 1.1-3;
xstr 18-14 . ;. • ,
Frequency limits: sw 12-11, 12-18
Friction on armature: rly 10-7
Fungus nutrient materials: matl 8-6, 8-21
Funnel type swage: attach 1-7
Fuse wire: fuses 6-6, 6-16
 :
Fuseholders: 6-6, 6-16 _ . ,
Fused contacts: rly 10-6
1-9
Fuses 6-1 thru 6-17
Fusion: attach 1-3
Gain: 1C 17-10
Gain bandwidth product: xstr 18-14
Galled threads: fstrir 5-5
Galling: gskt 7-6, 7-H
Gasket; diametrical: gskt 7-5
Gasket face: gskt 7-5
Gasket requirements: gskt 7-5
Gaskets: 7-1 thru 7-14
Gelled electrolyte: cap 3-19
General technical data: mis.c 15-9
Glass: cap 3-30 thru 3-36; xstr 18-7, 18-46
Gold-based eutectic alloys: App B-3
Gold wire: App B-15
Government Codes, Manuals, and
Regulations: ord 9-22 I
Graphite pencils: misc (wir bds) 15-5
Grooves: gskt 7-5
Grooving of anode stem: cap 3-20
Gross leak: 1C 17-16
Guard band: diodes 16-6, 16-35
Gyros: misc 15-9
Handling: ord 9-13 thru 9-17
Handling MOS devices: 1C 17-3, 17-37, 17-38
Hard mount: attach 1-7
Hardware: misc 15-9 thru 15-11
Hazard~sources: ord 9-8 thru 9-12
Hazards: ord 9-8 thru 9-12
Hazards causes: ord 9-8 thru 9-12
Hazards effects: ord 9-8 thru 9-12
Header glass cracked: rly 10-7
Headsets: misc (audio dev) 15-4
Healing processes: cap 3-9
Heat: ord 9-10
Heat sink: xstr 18-7, 18-42
Heat treating: matl 8-15
Heater coil resistance: rly 10-8, 10-29
Heating: gskt 7-6
Hermetic seal: cap 3-8, 3-10, 3-11; diodes
16-6, 16-19, 16-34; fuses 6-8; 1C 18-7, 18-46;
rly 10-22; res 11-10; sw 12-9; xstr 18-7,
18-9, 18-11
Hermeticity: cap 3-19; 1C 17-6
Hi-Torque recess: fstnr 5-6
High and low temperature run-in: rly 10-6
thru 10-8, 10-11, 10-21
High attenuation and VSWR: misc (waveguide
& microwave comp) 15-17
High carbon hoisting cable: wire 14-7
High cell voltages: btry 2-10
High contact resistance: sw 12-4
High contact resistance: misc (hardware)
15-10
High temperature reverse bias: xstr 18-7,
18-10
High temperature storage: diodes 16-6 thru
16-8; 1C 17-11; xstr 18-7, 18-9, 18-10
Histograms: gskt 7-13
Honeycomb delamination: matl 8-6, 8-21
Hose: misc 15-11
Hot carrier: diodes 16-24
Housing/shaft requirements: gskt 7-6
Hubbell: conn 4-17
Hybrid: 1C 17-14; App B-2 thru B-17
1-10
Hydraulic pressure: cap 3-20
Hydrogen embiittlement: fstnr 5-4, 5-10;
matl 8-15; ord 9-4, 9-23; rly 10-7, 10-28
Hydrofluoric etchant: diodes 16-6, 16-34
Identification: 1C 17-11, 17-47
Identification devices and methods: misc 15-11
Ignition: ord 9-4, 9-23
Ignition of wires: wire 14-5
Impact sensitivity; LOX: misc (fluids) 15-8
IMPATT diodes: 16-24
Improper material: matl 8-11
Incompatibility: cap 3-8, 3-43; matl 8-4 thru
8-7, 8-18 thru 8-23; misc. (fluids) 15-8, (gen
tech data) 15-9, (lubricants) 15-13, (regulators)
15-15, 15-16, (tank) 15-16; valves 13-4, 13-8,
13-9; wire 14-5 .
Induced voltage effects: cap 3-3
Inductance: misc (coils) 15-5
Information sources: ord 9-18 thru 9-22
Inert gas shielding: matl 8-15
Initiation: btry 2-10; ord 9-4, 9-16, 9-23
Initiator: ord 9-6, 9-7
In-process control: cap 3-15; misc (gyro) 15-9
In-process inspection: cap 3-15
Instability: cap 3-8, 3-42
Installation: conn 4-12, 4-13, 4-17; misc (part
test tech & equip) 15-14; ord 9-16, 9-17
Installation considerations: conn 4-7; fuses 6-9
Instruments and controls: misc 15-11, 15-12
Insufficient lubrication: misc (pump) 15-15
Insulated gate: xstr 18-22
Insulating dielectric: cap 3-12
Insulation: res 11-8, 11-34
Insulation, defective: rly 10-6
Insulation resistance: cap 3-4, 3-11; fuses 6-7,
6-8; rly 10-6, 10-28; sw 12-8, 12-9; wire 14-6
Integrated circuits: 17-1 thru 17-47
Interaction: matl 8-10
Interconnecting of hybrid: App B-2 thru B-17
Intermetallic compound: attach 1-3
Intermetallics: 1C 17-11
Intermittent contact: misc (waveguide &
microwave comp) 15-17, (It see) 15-12;
sw 12-4, 12-11
Internal cleanliness control: rly 10-11
Internal lead: diodes 16-8
Internal socket recesses: fstnr 5-6
Internal wrenching element: fstnr 5-6
Inventory records: ord 9-16
Inversion channeling: xstr 18-10
Irradiation: matl 8-5, 8-21
Jack: conn 4-17
Junction diodes: 16-3
Junction field effect transistor: 18-31 thru
18-39
Junction temperature: xstr 18-11
LOX: matl 8-7, 8-23
Labryinths: gskt 7-6
Latch-up: 1C 17-10
Latching difficulty: fuses 6-6, 6-17
Lead arcing: misc (elect tube) 15-6
Lead attachment: cap 3-5 thru 3-9, 3-37, 3-39,
3-41, 3-43 thru 3-45
Lead azide: ord 9-4, 9^-23
Lead bond: cap 3-5 thru 3-9, 3-37, 3-39, 3-41,
3-43 thru 3-45; diodes 16-9, 16-16
1-11
Lead broken: cap 3-6, 3-37
Lead not fused to plates: cap 3-7, 3-42
Lead plating: diodes 16-7, 16-36
Lead positioning: rly 10-6
Lead separation: cap 3-5 thru 3-9, 3-37, 3-39,
3-41, 3-43, 3-45
Leads: cap 3-5 thru 3-9, 3-37, 3-39, 3-41
thru 3-45; 1C 17-8, 17-9, 17-15, 17-43; sw
12-7, 12-27; xstr 18-8, 18-9, 18-47
Leak; Bourdon tube: misc (inst & cont) 15-11
Leakage: cap 3-10; gskt 7-4, 7-6, 7-11;
misc (fluid reg) 15-16; valves 13-4, 13-9
Leakage current: cap 3-19; xstr 18-4
Lid seal: 1C 17-13, 17-15
Life: btry 2-5; cap 3-4; conn 4-4; diodes 16-4;
fuses 6-4; rly 10-4; res 11-4; sw 12-5;
xstr 18-5
Light sources: misc 15-12, 15-13
Linear integrated circuits: 17-29 thru 17-36
Liquid electrolyte: cap 3-19
Lithium chloride: cap 3-19
Locking methods: fstnr 5-5
Loose transformer: misc (ampl) 15-14
Loss of output: misc (pwr sup) 15-14
Lot sample: btry 2-8, 2-9
Low resistance paths: misc (prtd wir bd) 15-5
Lower oxide: cap 3-19
Lubricants: misc 15-13
Lubricant breakdown: misc (gyro) 15-9
Luders' line: attach 1-4, 1-6
Machine die bonding: App B-4
Magazettes: ord 9-16, 9-17
Magazines: ord 9-16, 9-17
Malfunction: gskt 7-11
Malfunctions, reducing: conn 4-5
Manganous nitrate: cap 3-19
Manual die bonding: App B-4
Manufacturing level: btry 2-4; cap 3-4;
conn 4-3; diodes 16-4; fuses 6-4; rly 10-4;
res 11-4; sw 12-4; xstr-18-4
Mass spectrometer: 1C 17-16
Material, faulty: fstnr 5-4, 5-10; valves 13-4,
13-8
Material incompatibility: misc (fittings) 15-8,
(fluids) 15-8, (gen tech data) 15-9, (hardware)
15-9, (lubricants) 15-13, (optical devs) 15-14,
(regs) 15-15, (tank) 15-16
Material, incorrect: res 11-6, 11-29
Materials: 8-1 thru 8-24
Mechanical characteristics: btry 2-8, 2-9;
fuses 6-7, 6-8; xstr 18-31
Mechanical fastening systems: fstnr 5-3
Mechanical integrity: xstr 18-10
Mechanical operation: attach 1-4
Mechanical shock: 1C 17-5, 17-6, 17-8, 17-11,
17-15
Mechanical stability: sw 12-3
Mechanisms: misc 15-13
Melted connection: misc (filter) 15-6
Mercury contamination: matl 8-7, 8-24
Mercury, loss: matl 8-7, 8-24; rly 10-8,
10-29
Metal damage: misc (tubing) 15-17
Metal film: res 11-3, 11-5, 11-6, 11-10,
11-12 thru 11-14, 11-21, 11-22, 11-26 thru
11-28- . - • - . . - : - .
Metal-oxide-semiconductor: xstr 18-22 thru
18-30
Metal-paper: cap 3-8, 3-9, 3-43, 3-44
1-12
Metallic materials: matl 8-7, 8-23, 8-24
Metallization: diodes 16-9; 1C 17-5, 17-7, .c
17-10, 17-13 thru 17-15, 17-17, 17-41; xstr
18-7, 18-9, 18-42, 18-43
Mica: cap 3-9, 3-44
Microcracks:.10,17-5, 17-39 . • •
Military Spec, Std, and Tech Orders: ord 9-20
Minimum distance: ord 9-13, 9-14 .
Misapplication: diodes 16-5; gskt 7-11;
xstr 18-6, 18-19, 18-28
Miscellaneous: 15-1 thru 15-17
Mismounting: sw 12-11
Miss test: rly 10-11
Missing parts: conn 4-13
Moisture: xstr 18-7, 18-15, 18-23, 18-45
Molecular flow: gskt 7-4, 7-11
Monitoring: valves 13-7
Monolithic: 1C 17-13
MOS, assembly: 1C 17-37, 17-38
MOS, design: 1C 17-38
MOS devices, handling: 1C 17-37, 17-38
MOS, moving: 1C 17-37
MOS, receiving inspection: 1C 17-37
MOS, storage: 1C 17-37
MOS, test: 1C 17-38
Motor control: valves 13-6
Motors and motor generators: misc 15-13
Moulded/dipped eppxy case: cap 3-11
Mounting: rly 10-7
Multitorque recess: fstnr 5-6
Multiconductor: wire 14-6
Multilayer board: attach 1-7
Mylar foil: cap 3-9, 3-44
Nickel-cadmium batteries: 2-6, 2-10
Nickel-chromium: wire 14-7
Noisy and fluctuating voltage: misc (pwr sup)
15-14
Noisy operation: misc (motor) 15-13 -,.
Nondestructive evaluation: cap 3-28
Nonhomogenous anode: cap 3-25
Nonhomogenous structure: cap 3-25
Nonmetallic material: matl 8-5, 8-6, 8-21
thru 8-23
Nontriggering: 1C 17-10, 17-45
Notch sensitivity: matl 8-7, 8-23
Nut failure: fstnr 5-4, 5-9
Nut fracture: fstnr 5-4, 5-9
Nut support bracket failure: fstnr 5-4, 5-9
O-ring: gskt 7-5; valves 13-4, 13-9
Opaque glass case: cap 3-11
Open: btry 2-6, 2-7; cap 3-4, 3-5 thru 3-9,
3-37, 3-39, 3-41; conn 4-10, 4-12, 4-13,
4-16 thru 4-18; diodes 16-4 thru 16-7, 16-33,
16-34, 16-36; fuses 6-5, 6-6, 6-16, 6-17;
1C 17-4 thru 17-7, 17-39 thru 17-41; misc
(coil) 15-5, (filter) 15-6, 15-7, (hardware)
15-10, (inst & cont) 15-11, (term block) 15-16,
(xfrmr) 15-16; rly 10-8, 10-30; res 11-4 thru
11-7, 11-29, 11-31 thru 11-35; sw 12-4 thru
12-7, 12-26; xstr 18-4, 18-6, 18-7, 18-40
thru 18-43
Opening techniques: rly 10-18, 10-23
Operate voltage: rly 10-7
Operating forces: sw 12-3, 12-8, 12-11
Operation: rly 10-20
Operational degradation: btry 2-6, 2-7; 1C
17-4, i7_9 thru 17-11, 17-44 thru 17-46
Operational frequency: sw 12-11
Optical microscope: 1C 17-13
1-13
Optoelectronics: diodes 16-7, 16-36
Ordnance: 9-6 thru 9-9, 9-13 thru 9-17
Ordnance device problems/solutions: ord 9-6
Outgassed products: rly 10-7
Out of specification: misc (fluid reg) 15-15,
(hardware) 15-10
Overaged material: misc (hose) 15-11
Overheating during charging: btry 2-10 :
Overstress: attach 1-4; cap 3-28; diodes 16-7,
16-36
Oxidation: ord 9-11
Oxidation resistance: matl 8-14
Oxide: 1C 17-6, 17-7, 17-9, 17-23; res 11-6,
11-30; xstr 18-9
Oxide inhibition: App B-3
Ozone attack: matl 8-5
Package characteristics: diodes 16-11;
xstr 18-14
Package configuration: diodes 16-24
Pad size: App B-ll
Paper: cap 3-9, 3-44
Parameter deviation: cap 3-4 thru 3-9, 3-38
thru 3-45; conn 4-14 thru 4-18; diodes 16-5
thru 16-7, 16-34 thru 16-36; fuses 6-5, 6-6,
6-16, 6-17; rly 10-5 thru 10-8, 10-28, 10-29;
res 11-5 thru 11-8, 11-29, 11-30, 11-32, 11-34;
sw 12-6, 12-7, 12-27, 12-28; xstr 18-6, 18-7,
18-44 thru 18-46
Parasitic characteristics: xstr 18-3
Parent materials: attach 1-3, 1-4
Particle impact noise detection: rly 10-6 thru
10-8, 10-11 I
Parts, defective: sw 12-7, 12-27 "
Parts, deformed: rly 10-6, 10-26
Parts, incorrect: conn 4-12, 4-13, 4-16
Parts, oversize/undersize: rly 10-6
Parts testing techniques and equipment: misc
15-14
Passivation: diodes 16-16; 1C 17-15; xstr 18-15,
18-23
Peak noise and continuity: res 10-10, 10-11
Permanent fastening systems: fstnr 5-3
Permeation: gsfct 7-4, 7-11
Personnel: ord 9-15
Phase sequence: rly 10-8, 10-29
Phillips, Reed & Prince recesses: fstnr 5-6
Photoresist: 1C 17-10
Physical imperfections: cap 3-3
Physical properties: matl 8-6, 8-22
Pilot control: valves 13-6
Pinched lead: misc (inst & cont) 15-12
Pin diodes: 16-24
Pins not securely fitted: misc (gyro) 15-9
Prague: 1C 17r5, 17-14
Planar epitaxial: xstr 18-14
Plastic deformation: attach 1-4
Plate formation: btry 2-10
Plated-through holes: attach 1-7
Plates: cap 3-3, 3-7, 3-8, 3-15, 3-38, 3-42,
3-43
Platinization: cap 3-19, 3-23
Plunger guide: fuses 6-17
Polyolefin: wire 14-6
Polystyrene: cap 3-9, 3-44
Polyurethane resins: matl 8-11, 8-12
Poppet seizure: raise (fluid reg) 15-16
Potting: matl 8-11
Potting compound produces short: matl 8-5,
8-20
1-14
Potting material, soft: matl 8-4, 8-19
Potting softens with age: matl 8-4, 8-19
Powder mixing: cap 3-15, 3-25
Power density: ord 9-13
Power factor: cap 3-11
Power supplies: 15-14, 15-15
Pozi-Drive recess: fstnr 5-6
Practical considerations: btry 2-4; cap 3-3;
diodes 16-3; fuses 6-3; rly 10-3; res 11-3;
sw 12-3, 12-4; xstr 18-3, 18-4
Preanalysis investigation: fuses 6-14
Precap visual inspection: 1C 17-5 thru 17-11;.
rly 10-8; sw 12-24
Predominant failures: cap,3-17, 3-28, 3-35;
conn 4-10; diodes 16-21, 16-30; fuses 6-14; . ,
gskt 7-4, 7-11, 7-12; 1C 17-35; rly 10-18,
10-23; res 11-26; sw 16-16, 16-24; xstr 18-19,
18-28, 18-37
Primers: matl 8-9
Printed circuit card assemblies: misc (part
test tech) 15-14
Problem areas: cap 3-5; diodes 16-5; fuses
6-5; 1C 17-4; rel 10-5; res 11-5; sw 12-6;
xstr 18-6
Problem area/cause: attach 1-5; btry 2-6;
cap 3-5 thru 3-9; conn 4-12 thru 4-18; diodes
16-6, 16-7; fstnr 5-4; fuses 6-6; gskt 7-11,
7-12; 1C 17-5 thru 17-12; matl 8-4 thru 8-7;-
ord 9-4, 9-5; rel 10-6 thru 10-8; res 11-5 .
thru 11-8; sw 12-7; xstr 18-7, 18-8; valves
13-^4, 13-5; wire 14-4 thru 14-7
Problem screening summary: bat 2-6; cap
3-5; diodes 16-5; fuses 6-5; 1C 17-4; rel
10-5; res 11-5; sw 12-6; xstr 18-6
Problem solving: btry 2-4; cap 3-4; conn 4-3;
diodes 16-4; fuses 6-4; rel 10-4; res 11-4;
sw 12-4; xstr 18-4
Process: valves 13-4, 13-8; wire 14-4
Process control: attach 1-3; btry 2-6; conn ,
4-14 thru 4-18; fstnr 5-4; 1C 17-9; matl 8-4
thru 8-6, 8-11; ord 9-4; valves 13-4; wire
14-4, 14-7
Process variables: matl 8-5, 8-21
Processing: cap 3-15, 3-25, 3-33; misc (tubing)
15-17
Production considerations: cap 3-13 thru 3-16,
3-19, 3-21 thru 3-27, 3-30 thru 3-34; conn 4-7
thru 4-9; diodes 16-25 thru 16-29; fuses 6-10
thru 6-13; 1C 17-9 thru 17-35; rly 10-13 thru
10-17, 10-22; res 11-13 thru 11-25; sw 12-12
thru 12-15; 12-20 thru 12-23; xstr 18-15 thru
18-18, 18-23 thru 18-27, 18-32 thru 18-36
Propellants: ord 9-16
Propulsion: ord 9-1 thru 9-24 .
Pumps and hydraulic motors: misc 15-15
Pyroceram: 1C 17-46
Pyrolytic conversion: cap 3-19
Pyrophoric reaction: matl 8-14
Pyrotechnics: ord 9-1 thru 9-24
Qualification: gskt 7-7
Quality control: fstnr 5-5; res 11-12
Quick release pin: misc (hardware) 15-11
RF.connectors: 4-6 thru 4-11
RF shields: ord 9-15
Radar: ord 9-13 thru 9-15
Radar transmitters: ord 9-14, 9-15
Radial fracture: attach 1-4
Radiation damage: matl 8-5, 8-21
Radio: ord 9-13, 9-14
Radio frequency: ord 9-13
Radiographic inspection: cap 3-7, 3-11; diodes
16-6, 16-7, 16-10; fuses 6-6, 6-8; 1C 17-5,
17-8 thru 17-11, 17-17; rel 10-8; res 11-5,
11-10; sw 12-7, 12-10; xstr 18-7, 18-13
Reaction products/residues: wire 14-4
Recess:' fstnr 5-6
Recess systems: fstnr 5-6
1-15
Rectangular: conn 4-17, 4-18
Rectifier failure: misc (pwr sup) 15-14
Rectifier diodes: 16-3, 16-6, 16-8 thru 16-13,
16-16 thru 16-18, 16-21, 16-23
Reed relays: 16-20 thru 16-24
Registration: cap 3-15
Regulate flow: valves 13-6
Regulate pressure: valves 13-6
Regulate temperature: valves 13-6
Regulators, fluid: misc 15-15, 15-16
Relay fundamentals: 10-3
Relay types: 10-3.
Relays: 10-1 thru 10-30
Reliability: btry 2-5; cap 3-4, 3-15, 3-25;
conn 4-4; diodes 16-4; fuses 6-4; 1C 17-3,
17-18; rly 10-4; res 11-4; sw 12-5; xstr 18-5
Removable fastening systems: fstnr 5-3, 5-5,
5-6
Replacement chemical: ord 9-12
Reset rates: 1C 17-9, 17-44
Resilient spacers: attach 1-7
Resistive element, broken: res 11-5, 11-29 .
Resistor fundamentals: 11-3
Resistor types: 11-3
Resistors: 11-1 thru 11-35
Resistors, encapsulated: 11-26
Resistor, sheared: misc (It see) 15-12
Resonant point: rly 10-7
Resuscitator: misc (fluid reg) 15-15
Reverse leakage current: xstr 18-4
Reversed polarity: misc (part test tech) 15-14
Ribbon lead: res 11-6, 11-31
Riveting: attach 1-4 . . :•
Run-in test: fuses 6-7; sw 12-7, 12-8
Rupture: gskt 7-5, 7-12
Rupture of dielectric film: cap 3-28
Safe/arm devices: ord 9-17
Safe distances: ord 9-13 thru 9-15
Safety: ord 9-13 thru 9-17
Safety /hazard: matl 8-8, 8^12
Schottky: diodes 16-24
Scintillations: cap 3-25
Scratches: 1C 17-6
Screening: btry 2-8, 2-9; cap 3-10, 3-11;
diodes 16-8 thru 16-10; fuses 6-7, 6-8;
1C 17-13 thru 17-17; rly 10-10 thru 10-12,
10-21; res 11-9 thru 11-11; sw 12-8 thru
12-10; xstr 18-9 thru 18-13
Screening objective: btry 2-8; cap 3-10;
diodes 16-8; fuses 6-7; 1C 17-13; rly 10-10;
res 11-9; sw 12-8; xstr 18-9
Screens: 1C 17-30
Screw seizure: fstnr 5-4, 5-9
Scuffing: gskt 7-13
Seal: btry 2-10; cap 3-7, 3-9, 3-41, 3-45;
fuses 6-7, 6-8; misc (comp & rec elem) 15-5,
(inst & cont) 15-11; xstr 18-7, 18-42, 18-46
Seal configuration: gskt 7-7
Seal integrity: btry 2-8, 2-9
Seal interface: gskt 7-7
Seal material: gskt 7-7
Seal selection: gskt 7-7
Seal test: cap 3-6 thru 3-11; fuses 6-8; rly
10-11, 10-21; res 11-9; sw 12-9; xstr 18-11
Sealing: valves 13-4, 13-8
Sealing mechanism: gskt 7-6
Seals: 7-1 thru 7-14
1-16
Seals, dynamic: gskt 7-6
Seals, failures: gskt 7-4, 7-11 thru 7-13
Seals, static: gskt 7-6
Seat erosion: misc (fluid reg) 15-16 .
Secondary breakdown: xstr 18-7, 18-46 . •
Securing: misc (audio dev) 15-4
Seizure: gskt 7-12
Self-healing: cap 3-19
Sensitivity: 1C 17-10
Sensitivity variations: misc (lubricants) 15-13
Sensistor: res 11-8, 11-35 ./>.
Separation material: btry 2T11 • • - ^
Separation nut: ord 9-7
Separation system: ord 9-7
Series resistance: cap 3-8, 3-42
Shaft, canted: res 11-7, 11-32
Shock: fuses 6-17; ord 9-12
Shock level: 1C 17-15
Short: btry 2-6, 2-11; cap 3-5 thru 3r9, 3-37,
3-38, 3-40, 3-42 thru 3-45; conn 4-14, 4-16,
4-17; diodes 16-6, 16-7, 16-34 thru 16-36;
fuses 6-6, 6-16; 1C 17-7 thru 17-9; misc (inst
& cont) 15-12, (It see) 15-12, (timers & prog)
15-16; rly 10-6, 10-27, 10-28; res 11-6, 11-7,
11-29, 11-30, 11-32; sw 12-7, 12-26, 12-27;
xstr 18-7, 18-43, 18-44
Short-time overload: res 11-5 thru 11-10,
11-21
Short to case: misc (filter) 15-6, (seq timer)
15-16
Shorting plug: ord 9-15
Significant variable: xstr 18-23
Silicon aluminum wire: App B-17
Silicon bleed-out: App B-4
Silicon controlled rectifiers: diodes 16-7,
16-36
Silicon planar epitaxial: 1C 17-23
Silicone rubbers: matl 8-11, 8-12
Silver migration: res 11-6, 11-29
Silver/silver coated: wire 14-5
Silver whisker: matl 8-5, 8-21 •
Silver-zinc batteries: 2-3, 2-4, 2-7 thru 2-11
Sintered anode: cap 3-19, 3-20, 3-25, 3-28
Six-Cess recess: fstnr 5-6
Sleeves: misc (fittings) 15-8
Slip rings: misc (hardware) 15-10
Slurry: cap 3-15
.Smoking and outgassing: fstnr 5-5
Solar cell, tab conn: misc (pwr sup) 15-14
Solder: misc (filters) 15-6, 15-7; res 11-6,
11-7, 11-32, 11-34; xstr 18-7, 18-41
Solder bonds: cap 3-5, 3-7, 3-8, 3-37, 3-40,
3-42
Solder connections: attach 1-5 thru 1-7, 1-9
Solder reflow: cap 3-5, 3-37
Solder shelf life: attach 1-5, 1-9
Solderability: wire 14-4
Soldering: attach 1-3, 1-5 thru 1-7, 1-9
Solenoid failure: valves 13-4, 13-5, 13-8
thru 13-10
Solenoid malfunction: valves 13-4, 13-10
Solenoid valve inoperative: valves 13-4, 13-8
Solenoid valves: 13-6
Solid tantalum: cap 3-3, 3-6, 3-7, 3-19 thru
3-22, 3-25, 3-26, 3-28, 3-29, 3-39, 3-40
Solute removal: matl 8-8
1-17
Solvent: matl 8-4, 8-8, 8-18, 8-19
Solvent attacks aluminum: matl 8-4, 8-18
Solvent attacks components: matl 8-4, 8-18,
8-19
Solvent attacks conformal coating: matl 8-4,
8-18 ': ' •
Solvent attacks elastomer: matl 8-4, 8-18
Solvent attacks plastic: matl 8-4, 8-18
Solvent attacks silicone resins: matl 8-4, 8-19
Solvent contamination: matl 8-4, 8-19
Solvent transports contamination: 8-4, 8-19
Solvent use: matl 8-8
Special parameters: conn 4-7; res 11-12
Specifications: matl 8-6, 8-21; ord 9-4, 9-24
Specification error: conn 4-17
Specification parameters: fuses 6-9; rly 10-9;
sw 12-18, 12-19
Specifications, Military: matl 8-10
Specifications, NASA: matl 8-10
Spot heating: App B-2
Squib: ord 9-6, 9-23
Stabilization bake: 1C 17-6, 17-7, 17-10
Stamp caps: misc (ID dev & meth) 15-11
Static charge: matl 8-6, 8-22; xstr 18-22,
18-23
Stator terminal solder connection: cap 3-8,
3-42
Steel expansion joint fracture: matl 8-7, 8-24
Steel wire: 14-7
Step recovery diodes: 16-24
Stickiness: misc (comp & rec elem) 15-5
Storage: ord 9-13, 9-16
Strain relief: attach 1-7
Strength-to-weight ratios: matl 8-14
Stress: btry 2-11; fstnr 5-4, 5-9, 5-10
Stress corrosion: misc (fittings) 15-8
Stripped threads: fstnr 5-5
Subminiature fuse: 6-3, 6-9 thru 6-15
Subminiature snap-action switch: sw 12-3,
12-11 thru 12-17
Substrate: 1C 17-13, 17-15; App B-13
Suggested action: attach 1-5; btry 2-6, 2-7;
cap 3-5 thru 3-9; diodes 16-6, 16-7; fstnr 5-4;
fuses 6-6; 1C 17-5 thru 17-12; matl 8-4 thru
8-7; ord 9-4, 9-5; rly 6-6 thru 6-8; res 11-5
thru 11-8; sw 12-7; xstr 18-7, 18-8; valves
13-4, 13-5
Sulphur attack: matl 8-5, 8-21
Sulphuric acid: cap 3-19
Surface cracks: misc (bearing) 15-4
Surface irregularities: wire 14-4; App B-9
Surface solution process: attach 1-3
Surfaces improperly prepared: attach 1-3
Swaging: attach 1-4, 1-6, 1-7
Switch fundamentals: 12-3, 12-4
Switch types: 12-3
Switch, Subminiature snap-action: 12-11 thru
12-17
Switches: 12-1 thru 12-28
Switching diodes: 16-3, 16-6, 16-8, 16-10,
16-11 thru 16-13, 16-17, 16-18, 16-21 thru
16-23
Synergistic relation: cap 3-19
Synthetic rubbers: gskt 7-10
TFE: wire 14-6
Tank and tank parts: misc 15-16
Tantalum foil: cap 3-9, 3-45
Tantalum pentoxide: cap 3-19
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Tantalum powders: cap 3-25
Tantalum riser: cap 3-7, 3-20, 3-41
Tantalum slug: cap 3-1)9
Tap test: res 11-5, 11-9, 11-10
Tape durability: misc (comp & rec elem) 15-5
Tape, magnetic: misc 15-5
Tape reels: misc 15-5
Teflon shrinkage: matl 8-5, 8-21
Television: ord 9-13
Temperature: matl 8-4, 8-5, 8-19, 8-20, 8-23;
ord 9-8 thru 9-11
Temperature chambers: 1C 17-14; misc (ehv
sim equip) 15-6
Temperature coefficient: cap 3-3, 3-6, 3-10
Temperature controlled baths: 1C 17-14
Temperature cycling: cap 3-6 thru 3-10;
diodes 16-9; fuses 6-7; 1C 17-5, 17-7, 17-9,
17-14, 17-15; rly 10-6 thru 10-8, .10-11; res
11-5 thru 11-9; sw 12-7, 12-8; xstr 18-10
Temperature effects: cap 3-12; fuses 6-9;
rly 10-9; res 11-12; xstr 18-14, 18-31
Temperature limits: sw 12-18
Temperature measurement: btry 2-8, 2-9;
sw 12-8, 12-9
Temperature requirements: App B-4, B-8
Temperature variations: 1C 17-14
Tensile strength: matl 8-14; wire 14-7
Terminal barrel: attach 1-5, 1-10
Terminal blocks: misc (hardware) 15-10
Terminal leads cracked: rly 10-7
Terminal plating: rly 10-7
Terminal rotating: rly 10-7
Terminal shorted: rly 10-6, 10-28
Terminal strength: fusds 6-7, 6-8
Terminal swaging: misc (prtd wir bd) 15-4
Terminal twist test: res 11-7
Termination end silvering: cap 3-15
Termination: App B-10, B-12
Termination metallization separation: cap 3-6,
3-39
Testing: misc (accel) 15-4; ord 9-16
Thermal compression ball bonding: App B-2
Thermal compression bonding: App B-8
Thermal conductivity: matl 8-14
Thermal expansion/contraction: gskt 7-6
Thermal expansion mismatches: sw 12-11
Thermal fatigue: attach 1-4 thru 1-6, 1-9
Thermal limits: matl 8-8
Thermal shock: 1C 17-5, 17-14; misc (It see)
15-12
Thermal stability: sw 12-3
Thermal stress: attach 1-4 thru 1-6, 1-9;
cap.3-28; rly 10-7, 10-28
Thermal time delay: rly 10-8, 10-29
Thermal variations: attach 1-6
Thermally induced: attach 1-3
Thermally induced breakdown: matl 8-8
Thermostat: btry 2-11
Thermostatic snap-action switches: 12-18
thru 12-25
Time delay: rly 10-8, 10-29, 10-30
Timers and programmers: misc 15-16
Tin coating: wire 14-4
Tin whisker: xstr 18-7, 18-44
Tinning: cap 3-15
Titanium: matl 8-7, 8-14, 8-15, 8-23, 8-24
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Titanium alloys: mail 8-14
Titanium cracking: mat! 8-7, 8-23
Titanium explosion: matl 8-7, 8-23
Titanium fracture: matl 8-7, 8-24
Titanium limitations: matl 8-14
Tolerances: rly 10-7; xstr 18-7, 18-44
Torn diaphragm: misc (fluid reg) 15-16
Torq-Set, tri-wing recesses: fstnr 5-6
Torque: fstnr 5-5, 5-6
Toxic gases: misc (gen tech data) 15-9
Tracer gas: 1C 17-16
Trade associations: ord 9-19
Transducers: misc 15-16
Transformers: misc 15-16
Transient force effects: fuses 6-9; sw 12-18
Transistor fundamentals: 18-3, 18-4
Transistor-transistor-logic: 1C 17-3, 17-23
thru 17-28
Transistor types: 18-3
Transistors: 18-1 thru 18-47
Transmitter power: ord 9-13 thru 9-15
Transparent glass case: cap 3-11
Transportation: ord 9-15, 9-16
Travel distances: sw 12-3
Tripping: fuses 6-6, 6-17
Tubing, casings and sleeving: misc 15-16,
15-17
U. S.-Government Agencies: ord 9-20 -
Ultrasonic bonding: App B-2, B-9 - B-ll
Unadjustable: cap 3-8, 3-42
Undersized weld joints: misc (fluid reg) 15-15
Usage limitations: valves 13-7
Vacuum testing with ion pumps: misc (part test
tech) 15-14
Valve deterioration: valves 13-4, 13-10
Valve failed to close: valves 13-4, 13-8
Valve failed to open:, valves 13-4, 13-8 ,
 r
Valve malfunction: valves 13-4, 13-8
Valve mechanism failure: ord 9-4, 9-23
Valves: 13-1 thru 13-10 !
Varactor: diodes 16-7, 16-36
Variable: res 11-3, 11-6, 11-7, 11-13, 11-15,
11-16, 11-21, 11-23, 11-26 thru 11-28, 11-31
thru 11-33
Vibration: fstnr 5-5; .fuses 6-6, 6-17
Vibration; sinusoidal: rly 10-6 thru 10-8,
10-10, 10-21; sw 12-7
Vibration strain: misc (accel) 15-4
Vibration test: misc (accel) 15-4
Viscosity: cap 3-15
Viscous flow: gskt 7-4, 7-11
Visual examination: btry 2-8; cap 3-6, 3-10,
3-11; diodes 16-6 thru 16-8; fuses 6-7, 6-8;
1C 17-5 thru 17-13; rly 10-7, 10-8, 10-10,
10-12; res 11-5 thru 11-10; sw 12-7, 12-8,
12-10; xstr 18-8, 18-9
Voids: cap 3-8, 3-15, 3-42; 1C 17-5, 17-10,
17-41, 17-46; matl 8-6, 8-21
Voltage aging: cap 3-10
Voltage breakdown: misc (filter) 15-6
Voltage checks: btry 2-8, 2-9
Voltage conditioning: cap 3-10
Voltage decay: btry 2-8, 2-9
Voltage effects: cap 3-12
Voltage stabilization: cap 3-10
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Voltage stress: cap 3-12
Wafer: xstr 18 -H
Wandering threshold: xstr 18-10
Waveguide and microwave components: misc
Weldability: matl 8-14
Welding: attach 1-3; matl 8-15
Wet-electrolytic: cap 3-11
Wet-slug tantalum: cap 3-3, 3-7, 3-19, 3-20,
3-25, 3-28, 3-41
Wire: 14-1 thru 14-7
Wire bonding: App B-8 thru B-12
Wire bonding equipment: App B-9
11 Q n-7 11-8, 11-21,Wirewound: res 11-3, H ', " °*
11-33, H-34
Wirewrap: attach 1-4
Wobble bonding: App B-13
Workstage: App B-3
Wrong axis installation: misc (gyro) 15-9
Zener diodes: 16-3, 16-6, 18-11. 16-16,
16-21, 16-34, 16-35
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